SW Reset not working

キャンセル
次の結果を表示 
表示  限定  | 次の代わりに検索 
もしかして: 
646件の閲覧回数
neilsmith
Contributor I

HI,

Trying to force a reset using the SRC Control Register, setting the SW_RST bit, doesn't seem to be successful, the micro doesn't restart and requires a power cycle. We have the M4 as the primary core and A5 as secondary.

Is there anything we are not doing - e.g. putting the micro in a particular state before setting the SW_RST bit?

0 件の賞賛
1 解決策
526件の閲覧回数
timesyssupport
Senior Contributor II

Hello Neil,

Can you clarify your system environment please? What OS is running on each core?

Allow us time to review, as I am aware of commits against upstream Linux kernel addressing SW_RST for Vybrid.

Regards,

Timesys Support

元の投稿で解決策を見る

0 件の賞賛
3 返答(返信)
527件の閲覧回数
timesyssupport
Senior Contributor II

Hello Neil,

Can you clarify your system environment please? What OS is running on each core?

Allow us time to review, as I am aware of commits against upstream Linux kernel addressing SW_RST for Vybrid.

Regards,

Timesys Support

0 件の賞賛
526件の閲覧回数
neilsmith
Contributor I

Hi, thanks for the responses.

Happy to report it is now working, since we added some new bootloader code - i think the problem wasn't in the reset, it was in our startup code.

Cheers

0 件の賞賛
526件の閲覧回数
karina_valencia
NXP Apps Support
NXP Apps Support

timesyssupport can you help with this case?

0 件の賞賛