SDHC layout recommendations

取消
显示结果 
显示  仅  | 搜索替代 
您的意思是: 
已解决

SDHC layout recommendations

跳至解决方案
4,550 次查看
fernandoalcaide
Contributor II

Dear,

I am designing  Board  with Vybrid VF6 and I have doubt about SDHC layout recommentaions appears in paragraph 3.3.2.3 SD Card interface requirements of ref. doc. VYBRIDHDUG_HW_UserGuide.

In this paragrap appears:

1. The clock trace should be longer than the longest trace in the Data /Command group (+5mils).

Is 5mils minimun distance or  maximum  ?

2. SD card interface layout requirements are very similar to those for the DDR one (see Section 3.5,

“DDR routing rules”).

But in this section appears DDR3 recommnedations?

I need to kown routing recomentadion to SDHC.

Can somebody help me?

Thank you in advance.

标签 (1)
1 解答
4,282 次查看
CommunityBot
Community Manager
This an automatic process.

We are marking this post as solved, due to the either low activity or any reply marked as correct.

If you have additional questions, please create a new post and reference to this closed post.

NXP Community!

在原帖中查看解决方案

0 项奖励
回复
5 回复数
4,283 次查看
CommunityBot
Community Manager
This an automatic process.

We are marking this post as solved, due to the either low activity or any reply marked as correct.

If you have additional questions, please create a new post and reference to this closed post.

NXP Community!
0 项奖励
回复
4,283 次查看
karina_valencia
NXP Apps Support
NXP Apps Support

jiri-b36968​ can you comment please?

0 项奖励
回复
4,283 次查看
jiri-b36968
NXP Employee
NXP Employee

Hello Fernando,

yes, reference design uses DRAM memory type DDR3 (DDR is imprecise expression).

SDHC runs up to 50MHz.

- try to make lines short

- match all lines length.

- Add 5 mils to clk.

- try to keep lines on one layer.

- Ensure correct return path (continuous ground under lines)

- consider ESD protection if SD card is accessible to users.

/Jiri

4,283 次查看
fernandoalcaide
Contributor II

Thank you

0 项奖励
回复
4,283 次查看
timesyssupport
Senior Contributor II

Hi Karina valencia Aguilar,

                                             Can the NXP Vybrid Hardware team please comment on this?

Thanks

Timesys Support

0 项奖励
回复