T1022 SEC 5.4 Side Channel Protection

cancel
Showing results for 
Show  only  | Search instead for 
Did you mean: 

T1022 SEC 5.4 Side Channel Protection

Jump to solution
609 Views
kevin_westhead
Contributor I

How can I find out what side channel protections are implemented for the AES and 3DES crypto accelerators on the T1022? E.g. the C29x product brief lists timing equalization for public key modules and differential power analysis resistance for the AES module. I can't find any equivalent information in the product brief or reference manual for the T1022. Does this mean it doesn't implement any side channel protections?

Labels (1)
1 Solution
492 Views
bpe
NXP Employee
NXP Employee


T1040/42 and derivatives, including T1022, implement timing equalization
for certain asymmetric key operations. See T1040SECRM, feature list at
the beginning of Chapter 2:

https://www.nxp.com/webapp/Download?colCode=T1040SECRM


Have a great day,
Platon

-----------------------------------------------------------------------------------------------------------------------
Note: If this post answers your question, please click the Correct Answer button. Thank you!
-----------------------------------------------------------------------------------------------------------------------

View solution in original post

2 Replies
493 Views
bpe
NXP Employee
NXP Employee


T1040/42 and derivatives, including T1022, implement timing equalization
for certain asymmetric key operations. See T1040SECRM, feature list at
the beginning of Chapter 2:

https://www.nxp.com/webapp/Download?colCode=T1040SECRM


Have a great day,
Platon

-----------------------------------------------------------------------------------------------------------------------
Note: If this post answers your question, please click the Correct Answer button. Thank you!
-----------------------------------------------------------------------------------------------------------------------

492 Views
kevin_westhead
Contributor I

Thanks, the link you provided was very helpful

0 Kudos