S32K344 ADC: HAS_ADC_INTERLEAVE problem

取消
显示结果 
显示  仅  | 搜索替代 
您的意思是: 
已解决

S32K344 ADC: HAS_ADC_INTERLEAVE problem

跳至解决方案
894 次查看
Du_0224
Contributor III

Dear NXP engineer, Hello.
I am debugging the ADC function of S32K344_EVB, development environment: EBtresos 28.2.0+S32DS

I want to use PIN_PTA1 as ADC0_S9 function, but I found that the acquisition ADC failed. Then I found that DCM.DCMRWF4[2] is set to 1 by MCAL program by default.

Du_0224_4-1667559762846.png

 

Du_0224_1-1667558362031.png

Du_0224_2-1667558418035.png

 

MCAL static code library: SIUL2_PORT_IP_HAS_ADC_INTERLEAVE is defined by default.
The logic in the static code:
PORT_WRITE32(DCM_DCMRWF4_ADDR32, DCM_DCMRWF4_ADC_INTERLEAVE_MASK | dcmrwf4RegValue);

0x0000067E | 0x0000067A = 0x0000067E ? (DCMRWF4.MUX_MODE_EN_ADC0_S9 = 1(is PTB14))


will enable all ADC INTERLEAVE in DCMRWF4 to 1.
What is the purpose of this logic, as the manual should all be set to 0 by default.
Shouldn't this logic be changed to something like the following:
PORT_WRITE32(DCM_DCMRWF4_ADDR32, DCM_DCMRWF4_ADC_INTERLEAVE_MASK & dcmrwf4RegValue);

0x0000067E & 0x0000067A = 0x0000067A (DCMRWF4.MUX_MODE_EN_ADC0_S9 = 0(is PTA1))

Du_0224_3-1667558620062.png

Du_0224_5-1667559870524.png

 

 

 

0 项奖励
1 解答
867 次查看
Robin_Shen
NXP TechSupport
NXP TechSupport

Hi Du_0224,

Thank you for the report.
And sorry for the inconvenience we bring you!
The problem of Siul2_Port_Ip_WriteDCMConfiguration has been reported to the RTD team before, but the fix version has not been released yet, so the customer needs to manually modify it temporarily.

You can see this similar discussion: S32K3_ADC_Channcal_configure_problem


Best Regards,
Robin
-------------------------------------------------------------------------------
Note:
- If this post answers your question, please click the "Mark Correct" button. Thank you!

- We are following threads for 7 weeks after the last post, later replies are ignored
Please open a new thread and refer to the closed one, if you have a related question at a later point in time.
-------------------------------------------------------------------------------

在原帖中查看解决方案

0 项奖励
3 回复数
868 次查看
Robin_Shen
NXP TechSupport
NXP TechSupport

Hi Du_0224,

Thank you for the report.
And sorry for the inconvenience we bring you!
The problem of Siul2_Port_Ip_WriteDCMConfiguration has been reported to the RTD team before, but the fix version has not been released yet, so the customer needs to manually modify it temporarily.

You can see this similar discussion: S32K3_ADC_Channcal_configure_problem


Best Regards,
Robin
-------------------------------------------------------------------------------
Note:
- If this post answers your question, please click the "Mark Correct" button. Thank you!

- We are following threads for 7 weeks after the last post, later replies are ignored
Please open a new thread and refer to the closed one, if you have a related question at a later point in time.
-------------------------------------------------------------------------------

0 项奖励
864 次查看
Du_0224
Contributor III

Hi Robin,

Thank you for your reply.
I have been able to use ADC properly by changing RTD_LLD manually.
I will follow up with RTD updates.

0 项奖励
892 次查看
Du_0224
Contributor III

Attached is the PIN_PTA1 pin configuration for MCAL.

Du_0224_0-1667560345807.png

 

0 项奖励