The only way I can think of to reduce current consumption out of reset without using stop or wait modes would be to reduce the clock frequency (using the PLL) to the minimum required for your situation.
As far as I know, all modules that can be disabled are already disabled out of reset.
Message Edited by pittbull on 2006-06-27 05:27 AM