GPIO initialisation

キャンセル
次の結果を表示 
表示  限定  | 次の代わりに検索 
もしかして: 

GPIO initialisation

629件の閲覧回数
ebyjayan
Contributor I

Hi,
This is with regarding to processor P2040.
Is it possible to make any GPIO accessible at PBL stage only, that is, we can toggle the GPIO when we are at PBL booting stage and after PBL stage no one can access that GPIO.
Also, NOR (GPCM) doesn't has any dedicated Write protect signal, which GPIO can be used to achieve this (write protect) functionality. 


0 件の賞賛
3 返答(返信)

533件の閲覧回数
ufedor
NXP Employee
NXP Employee

You wrote:

> Is it possible to make any GPIO accessible at PBL stage only

This is not possible at the processor level. Possible solution is to implement an external gate for a GPIO signal.

> Also, NOR (GPCM) doesn't has any dedicated Write protect signal

It is up to the designer which GPIO signal to use for implementing required functionality.

0 件の賞賛

532件の閲覧回数
ebyjayan
Contributor I

Hi Fedor,
Thanks for your clarification on the GPIO accessibility. I would like to add one more point in the above discussion that we have LGTA signal in GPCM which terminates the external access to the NOR. Can we use this signal as write protect?

0 件の賞賛

533件の閲覧回数
ufedor
NXP Employee
NXP Employee

The LGTA_B can't be used as write protect at least because it is input.

0 件の賞賛