Bug report: MII speed in Processor Expert

キャンセル
次の結果を表示 
表示  限定  | 次の代わりに検索 
もしかして: 

Bug report: MII speed in Processor Expert

ソリューションへジャンプ
990件の閲覧回数
karadeniz
Contributor I

I'm using Processor Expert Build: RT4_b1316-1577

bundled with CodeWarrior 10.4 Build Id:130425

Processor: MCF52235CAL60

Component: Init_FEC

My System Clock is 60MHz.

According to MCF52235 Reference Manual Table 18-19

in Settings -> Clock settings -> MII speed divisor I specified 13.

Now Settings -> Clock settings -> MII Clock frequency should be 2.5MHz, but it shows 1.1538

Description in PE states:

"Expected MII clock frequency (for information only). This item is influenced by the MII speed divisor property.

The value is calculated using the formula:

Clock frequency = Bus clock frequency * (1 / (MII speed divisor * 2))"

while in Reference Manual:

"If the system clock is 25 MHz, programming thisregister to 0x0000_0005 results in an EMDC frequency

of 25 MHz 1/ (5 2) = 2.5 MHz."

Is it bug or I misunderstanding something?

0 件の賞賛
返信
1 解決策
821件の閲覧回数
vfilip
NXP Employee
NXP Employee

Hello,

according to the RM desctipiton seems that "MII clock frequency" item in init_FEC component provides incorrect values. The calculations correpsonds to the Bus clock. As workaround please ignore its value. We will try to fix it for next release.

Best regards

Vojtech Filip

Processor Expert Support Team

元の投稿で解決策を見る

0 件の賞賛
返信
4 返答(返信)
822件の閲覧回数
vfilip
NXP Employee
NXP Employee

Hello,

according to the RM desctipiton seems that "MII clock frequency" item in init_FEC component provides incorrect values. The calculations correpsonds to the Bus clock. As workaround please ignore its value. We will try to fix it for next release.

Best regards

Vojtech Filip

Processor Expert Support Team

0 件の賞賛
返信
821件の閲覧回数
karadeniz
Contributor I

Even worse.

I setting Settings -> Clock settings -> 10BASE-T PLL to false.

Generating files.

Saving generated FEC.c.

Then setting 10BASE-T PLL to true, generating again.

Then I compare two FEC.c files in merge utility.


I see changes in generation Date/Time.

Textual comment

**              10BASE-T PLL                               : Disabled

becomes

**              10BASE-T PLL                               : Enabled


But NO difference in registers setting part.


Am I understanding right, that FEC:Init_FEC component is not production ready currently?

0 件の賞賛
返信
821件の閲覧回数
BlackNight
NXP Employee
NXP Employee

Hello,

can you check/compare CPU.c? I believe this setting might be reflected there.

Worth a look I think.

821件の閲覧回数
karadeniz
Contributor I

Yes, you're right. Thanks. My fault, I had to compare directories from beginning.

So only issue from first post with MII Clock frequency remains.

0 件の賞賛
返信