MPC8270 PCI Bridge Configuration Register offset 0x40 and 0x98

キャンセル
次の結果を表示 
表示  限定  | 次の代わりに検索 
もしかして: 

MPC8270 PCI Bridge Configuration Register offset 0x40 and 0x98

ソリューションへジャンプ
1,020件の閲覧回数
reedy
Contributor III

While making modifications to legacy software we have found writes to reserved/undocumented registers.  Maybe these are from an early datasheet or errata?

Both writes are to the host PCI configuration space (bus=0, dev=0, fxn=0)

// PCI Bridge Option

0x40 = 0x00000004;

// PCI PIMOSA

0x98 = 0xC0000003;


Does anyone recognize what these register writes are doing?

Thanks,

0 件の賞賛
返信
1 解決策
781件の閲覧回数
Bulat
NXP Employee
NXP Employee

Those registers are definitely not from the MPC8270 PCI configuration space. If your software was really written for the MPC8270, you should remove those writes.

Regards,

Bulat

元の投稿で解決策を見る

0 件の賞賛
返信
1 返信
782件の閲覧回数
Bulat
NXP Employee
NXP Employee

Those registers are definitely not from the MPC8270 PCI configuration space. If your software was really written for the MPC8270, you should remove those writes.

Regards,

Bulat

0 件の賞賛
返信