MC33FS8530A0-ES OTP CONFIGURATION

キャンセル
次の結果を表示 
表示  限定  | 次の代わりに検索 
もしかして: 

MC33FS8530A0-ES OTP CONFIGURATION

ソリューションへジャンプ
1,192件の閲覧回数
Bhavay
Contributor II

Hello NXP Community, 

I'm working on the PMIC OTP, MC33FS8530A0-ES. I came across these questions. Please help me with these.....

Q1. How do I determine the appropriate power sequencing and delay values for my PMIC ? 

Q2. What are the key factors  that determine the power sequencing and delay values for my specific NXP PMIC ?

Q3.  What are the risks of not following the recommended power sequencing and delay values ?

Q4.  Can you please provide me with some general guidelines on how to set the power sequencing and delay values for my PMIC ?

0 件の賞賛
返信
1 解決策
1,174件の閲覧回数
guoweisun
NXP TechSupport
NXP TechSupport

For your Q1-3,the power sequency and delay value is depend by your MCU requirement not the SBC side.

Q4 you can download the OTP FS84 / FS85 OTP Configuration tool for setting the delay and slot:

Download FS84 / FS85 OTP Configuration tool (nxp.com)

元の投稿で解決策を見る

2 返答(返信)
1,175件の閲覧回数
guoweisun
NXP TechSupport
NXP TechSupport

For your Q1-3,the power sequency and delay value is depend by your MCU requirement not the SBC side.

Q4 you can download the OTP FS84 / FS85 OTP Configuration tool for setting the delay and slot:

Download FS84 / FS85 OTP Configuration tool (nxp.com)

1,104件の閲覧回数
Bhavay
Contributor II
Thank you guoweisn for the valuable information.
0 件の賞賛
返信