P4080DS ELBC_ORg0 Register

取消
显示结果 
搜索替代 
您的意思是: 

P4080DS ELBC_ORg0 Register

392 次查看
yyurtcan
Contributor III

Hi,
I have p4080ds board and two question about it. First one, Is there any relationship between 24-27 bits SCY and 29-30 bits TRLX-ETHR  in  ELBC_ORg0 register? I think these are related to NOR FLASH read acces time. Second when I set 24-27 bits to 1011 the board does not boot. When I set 24-27 bits to 1100 the board does boot. What is the reason for that?  How I can set 24-27 bits to 0000 such that the board can boot?

Best regards.

标签 (1)
0 项奖励
1 回复

203 次查看
ufedor
NXP TechSupport
NXP TechSupport

> How I can set 24-27 bits to 0000 such that the board can boot?

This is impossible because the GPCM read operation shoud implement a delay to wait for the NOR Flash data.

Please refer to the NOR Flash Data Sheet and P4080 QorIQ Multicore Communication Processor Reference Manual, 13.4.2.1 GPCM read signal timing.

0 项奖励