How to get P2020 DMA over PCIe to transmit more than one data byte per packet?

キャンセル
次の結果を表示 
表示  限定  | 次の代わりに検索 
もしかして: 

How to get P2020 DMA over PCIe to transmit more than one data byte per packet?

ソリューションへジャンプ
556件の閲覧回数
toddreed
Contributor I

We have adjusted the BWC (Bandwidth/pause control bits of DMA mode register), but haven't seen any change.  We always get one data byte.  Thank you.

Todd

ラベル(1)
0 件の賞賛
返信
1 解決策
425件の閲覧回数
LPP
NXP Employee
NXP Employee

Please check the value of DMAx_MRn[DAHE,SAHE] (RM Section 13.3.1).

Probably, you are trying to DMA data to FPGA register on the PCIe side of DMA. DMA doesn't burst if DAHE,SAHE != 0.

The source/destination transaction size calculations provided in RM Section 13.4.1.1 is only applicable to the case of DAHE,SAHE = 0.


Have a great day,
Pavel

-----------------------------------------------------------------------------------------------------------------------
Note: If this post answers your question, please click the Correct Answer button. Thank you!
-----------------------------------------------------------------------------------------------------------------------

元の投稿で解決策を見る

0 件の賞賛
返信
1 返信
426件の閲覧回数
LPP
NXP Employee
NXP Employee

Please check the value of DMAx_MRn[DAHE,SAHE] (RM Section 13.3.1).

Probably, you are trying to DMA data to FPGA register on the PCIe side of DMA. DMA doesn't burst if DAHE,SAHE != 0.

The source/destination transaction size calculations provided in RM Section 13.4.1.1 is only applicable to the case of DAHE,SAHE = 0.


Have a great day,
Pavel

-----------------------------------------------------------------------------------------------------------------------
Note: If this post answers your question, please click the Correct Answer button. Thank you!
-----------------------------------------------------------------------------------------------------------------------

0 件の賞賛
返信