Internal voltage regulator of CLRC663

cancel
Showing results for 
Show  only  | Search instead for 
Did you mean: 

Internal voltage regulator of CLRC663

392 Views
Danz1
Contributor III

Hi,

What is voltage tolerance (1.8V +/- ??) of the voltage regulators, DVDD and AVDD, in CLRC663 NFC chip? Thanks.

 

Rgds

 

0 Kudos
2 Replies

374 Views
Danz1
Contributor III

Hi Kelly,

 

Thanks for your reply. 

I have no further question.

Rgds

Danz

0 Kudos

379 Views
KellyLi
NXP TechSupport
NXP TechSupport

Hello @Danz1 

Thanks for contacting us and interested in the NXP products.
These two pins are used to connect buffer capacitors and are both output power supply buffer. And both should be connected to blocking capacitors. That's to say, when the voltage changes (instantaneous change), such as a voltage drop, the capacitor discharges to compensate for the loss, otherwise, the capacitor absorbs part of the change to achieve a buffering effect. The electric energy is absorbed through the energy storage function of the capacitor to achieve the purpose of stabilizing the voltage and waveform. Therefore, based on the above functions, the output voltage of the two pins should be stable at 1.8V, even if there is little fluctuation. The specific fluctuation or tolerance value is not stated in the data sheet and application documentation, and it should be that the fluctuation is so small that it can be ignored or has no effect on the design.


To update this case, you may reply by email.
To provide confidential information or attachments, you may add that online.

Please login to our NXP technical support portal:
https://support.nxp.com/s/case/5002p00002s3jrPAAQ

The portal allows access to the full details of the case, including the previous communication.

Thank you for your interest in NXP Semiconductor products and for the opportunity to serve you.

Best regards,
Kelly
Technical Support
NXP Semiconductor

0 Kudos