Endianness of S32K144

取消
显示结果 
显示  仅  | 搜索替代 
您的意思是: 
已解决

Endianness of S32K144

跳至解决方案
2,000 次查看
oeren5
Contributor III

Hi everybody,

I am using S32K144 with MBDt v4.2. I am using CAN blocks in order to send and receive data. I want to learn what is the endianness format of CAN blocks?

Is it little endian or big endian? Also, are there any way to change this format in configuration block or the format is fixed?

Thanks in advance.

0 项奖励
回复
1 解答
1,972 次查看
dianabatrlova
NXP TechSupport
NXP TechSupport

Hello,

 

The Cortex-M has the AIRCR register where the ENDIANNESS bit is fixed as little endian for S32K1xx devices. FlexCAN register also uses a little endian and it cannot be changed.

However, I would like to suggest focusing on the "55.4.3 Message buffer structure" in RM rev 12.1

 

Best regards,

Diana

在原帖中查看解决方案

0 项奖励
回复
1 回复
1,973 次查看
dianabatrlova
NXP TechSupport
NXP TechSupport

Hello,

 

The Cortex-M has the AIRCR register where the ENDIANNESS bit is fixed as little endian for S32K1xx devices. FlexCAN register also uses a little endian and it cannot be changed.

However, I would like to suggest focusing on the "55.4.3 Message buffer structure" in RM rev 12.1

 

Best regards,

Diana

0 项奖励
回复