MPC5777c DSPI SOUT configuration

キャンセル
次の結果を表示 
表示  限定  | 次の代わりに検索 
もしかして: 

MPC5777c DSPI SOUT configuration

ソリューションへジャンプ
1,509件の閲覧回数
sudheer_adavala
Contributor II

Hi,

When we configure MPC5777C DSPI in 8-bit/16-bit mode, SOUT is pulsing exactly at 8th clock/16th clock pulse. Attached DSO screen yellow is SOUT (Highlighted with red circle), written data from MPC5777C is 0xA0 00 50 00 55, also attached DSPI configuration. Suggest how to solve this.

Thanks & Regards,

Sudheer A.

0 件の賞賛
1 解決策
1,456件の閲覧回数
davidtosenovjan
NXP TechSupport
NXP TechSupport

Such configuration is not possible. There is always certain minimum time between tASC/tCSC (as stated in the device datasheet), excluding mode with Continuous SCK.

You said "SLAVE doesn't require Continuous SCK" what does not imply such configuration cannot work. There is also CS signal that is being asserted only during transfer.

davidtosenovjan_0-1619611147671.pngdavidtosenovjan_1-1619611167101.png

davidtosenovjan_2-1619611213840.png

 

 

元の投稿で解決策を見る

0 件の賞賛
7 返答(返信)
1,508件の閲覧回数
davidtosenovjan
NXP TechSupport
NXP TechSupport

Hi, could you describe all colors in the scope measurement?

0 件の賞賛
1,501件の閲覧回数
sudheer_adavala
Contributor II

Hi,

Yellow - SOUTA 

Blue    - SCLKA (400Khz)

Green - SINA from Slave device

Pink    - Ignore this (One of the signal from Slave device)

PCSA0 - Low (Not captured in Scope)

 

Regards,

Sudheer A

 

0 件の賞賛
1,490件の閲覧回数
sudheer_adavala
Contributor II

Hi,

Any suggestions.?

 

 

 

0 件の賞賛
1,480件の閲覧回数
davidtosenovjan
NXP TechSupport
NXP TechSupport

I think it is configuration like this:

davidtosenovjan_0-1619605542959.png

Isn't it?

Can you zoom SCK signal below marked delays.

Actually what is the meaning of the question? Do you see some behavior contrary to the documentation description?

 

1,469件の閲覧回数
sudheer_adavala
Contributor II

Hi,

As shown  "Figure 42-62. Continuous SCK timing diagram (CONT=1)"    in RM, our requirement also  same, except continuous SCK (SLAVE doesn't require Continuous SCK). SCK should be there only during transfers. Suggest us the possible configuration.

0 件の賞賛
1,457件の閲覧回数
davidtosenovjan
NXP TechSupport
NXP TechSupport

Such configuration is not possible. There is always certain minimum time between tASC/tCSC (as stated in the device datasheet), excluding mode with Continuous SCK.

You said "SLAVE doesn't require Continuous SCK" what does not imply such configuration cannot work. There is also CS signal that is being asserted only during transfer.

davidtosenovjan_0-1619611147671.pngdavidtosenovjan_1-1619611167101.png

davidtosenovjan_2-1619611213840.png

 

 

0 件の賞賛
1,456件の閲覧回数
sudheer_adavala
Contributor II

Here i have attached SLAVE communication which am trying to interface in same way from MPC5777C. DSO signals followed by CS, CLOCK, MOSI,MISO of proven SLAVE EVAL board communication. MOSI inactive state is low/high is acceptable.

Same couldn't  match MPC5777C to SLAVE, because of tCSC and tASC . 

 

 

 

 

 

0 件の賞賛