MPC5775 eqADC with eDMA problem related with eDMA puts CFIFO in wrong order

cancel
Showing results for 
Show  only  | Search instead for 
Did you mean: 

MPC5775 eqADC with eDMA problem related with eDMA puts CFIFO in wrong order

Jump to solution
501 Views
0xEC
Contributor IV

hi everyone, 

I am working with MPC5775E microcontroller. I use eqADC with eDMA to fill CFIFO and to get results from RFIFO. I attached photos which show the settings of eqADC and eDMA. My problem is eDMA puts last command into first place of the CFIFO register which is set as EOQ (end of queue) in eqADC conversion command configuration and also result FIFO follows this wrong order. Could anyone help me on this topic?

 

This is my main code where the eqADC and eDMA are configured and started.

mainmain

This is content of CFIFO vs command array, command array's last entry is seen on the top of the CFIFO

command arraycommand array

CFIFO contentCFIFO content

peripherals settings are as follows:

conversion command configurationconversion command configurationcommand FIFO configurationcommand FIFO configurationresult FIFO configurationresult FIFO configurationeDMA configurationeDMA configuration

 

Best,

Tags (3)
0 Kudos
1 Solution
3 Replies
471 Views
davidtosenovjan
NXP TechSupport
NXP TechSupport

Command/result buffers are 4-stage circular buffers, I don't see any issue unless it is converted out of order (i.e. result swap).

davidtosenovjan_0-1672315173008.png

 

462 Views
0xEC
Contributor IV

hi David thanks for reply,

Result FIFO is in order same as system memory command array, can we say it is okay to use like this ?

Tags (3)
0 Kudos