MPC5746R SWT disable

キャンセル
次の結果を表示 
表示  限定  | 次の代わりに検索 
もしかして: 

MPC5746R SWT disable

733件の閲覧回数
ceciliac
Contributor III

Hi, in the AN4670 document and also in the generated startup.S code in S32DS it states that to disable the SWT the SWT_CR field should be set to 0xFF00010A, but according to the ref. manual the "A" would write on a reserved bit. Is bit 28 reserved or not?

 

Also only SWT1 should be enabled by default but when looking at the memory on position 0xFC050000 (SWT0) it reads 0xFF00011B, why is that?

Another issue/question is that in the generated startup.S (from S32DS) there is code to disable the SWT1 also for core 0....

A bit off topic ... but...I noticed that the crt0_core1_flash.s in AN4670 does not init the registers in the same order as in the startup.S....which of the two is the preferred way of doing it?

Finally I also have a problem with IVOR1 when writing to the registers....does anyone have a working example on how/when to enable the SWT? (I have already looked at Example-MPC5744P-SWT-Short-reset-v1_1-GHS614 without any success....)

Thanks,

Cecilia

2 返答(返信)

580件の閲覧回数
petervlna
NXP TechSupport
NXP TechSupport

Hi,

This is quite simple. Just write in SWT WEN bit on watchdog you want to disable. You have to unlock CR register before write.

pastedImage_1.png

Always stick with RM and not with some S32DS examples. Reserved bit must be leaved untouched or it can lead to unpredictable behavior.

You can control from any core any SWT.

This Example-MPC5744P-SWT-Short-reset-v1_1-GHS614 is working correctly. Just have in mind that debugger by default disables SWT and you have to enable it in debugger if you want to debug this example!

Peter

580件の閲覧回数
ceciliac
Contributor III

How does the debugger disable SWT, could it have anything to do with the bit 28 always being set to 1 at startup?

//Cecilia

0 件の賞賛