MC34VR500 hard-coded internal configuration for LS1021A

キャンセル
次の結果を表示 
表示  限定  | 次の代わりに検索 
もしかして: 

MC34VR500 hard-coded internal configuration for LS1021A

ソリューションへジャンプ
1,439件の閲覧回数
deepaknaiknavar
Contributor II

Hello,

I was looking into MC34VR500V3ES PMIC for powering LS1021A.

This chip has a hardcoded configuration for DDR 4 VTT termination of 0.6V which can eliminate my I2C requirement.

But this does not provide the 1.35V (X1VDD, required for Serdes) on any outputs.

I assume i need to use an external LDO for 1.35V if i do not use I2C. Is it correct?

ラベル(1)
タグ(1)
0 件の賞賛
返信
1 解決策
1,323件の閲覧回数
r8070z
NXP Employee
NXP Employee

Have a great day,

Yes, it is correct.

-----------------------------------------------------------------------------------------------------------------------
Note: If this post answers your question, please click the Correct Answer button. Thank you!
-----------------------------------------------------------------------------------------------------------------------

元の投稿で解決策を見る

0 件の賞賛
返信
2 返答(返信)
1,324件の閲覧回数
r8070z
NXP Employee
NXP Employee

Have a great day,

Yes, it is correct.

-----------------------------------------------------------------------------------------------------------------------
Note: If this post answers your question, please click the Correct Answer button. Thank you!
-----------------------------------------------------------------------------------------------------------------------

0 件の賞賛
返信
1,323件の閲覧回数
deepaknaiknavar
Contributor II

Thanks Serguei !!

I was having another question- why the PMIC (MC34VR500V3ES) does not provide 1.35V in hard coded config that is required for the serdes supply.

I had this question because i believe it is a customized chip for LS1021A with DDR4 interface and ideally should not need additional LDO.

0 件の賞賛
返信