Hello.
What does mean note in AN5097: "The clock signal trace from the memory controller to any given DDR4 chip should be longer than it's corresponding strobe trace lenghth"? Do I correct understood it's mean the CK signal must arrive from processor pins to corresponding DDR4 chip pins slightly later than corresponding DQS signal and CK trace lengths from processor to each memory chip must be longer than each corresponding DQS?
