LS1046A - IFC GPCM Support for CSOR[ADM_SHFT_MODE] =1
08-06-2022
03:51 AM
1,431 Views
CGganesh
Contributor II
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Hi,
Our design is to support 20-bit addressing of IFC in GPCM mode. GPCM Mode of IFC will it support both CSOR[ADM_SHFT_MODE] 0 & 1 ?
Regards,
Ganesh
1 Reply
08-17-2022
08:39 AM
1,395 Views

NXP TechSupport
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Hello, Thank you for contacting the Technical Support Team,
Yes, it is possible if you write on the register ADM_SHFT “10100” you will have IFC with 20 bit Address,
On the other hand writing on the register ADM_SHFT_ MODE “0” or “1”you will be able to you can switch to less significant and more significant directions.
I attach some referenced images obtained from the reference manual.
Best Regards,
Hector Villarruel S
