LS1012A Serdes options

取消
显示结果 
显示  仅  | 搜索替代 
您的意思是: 
已解决

LS1012A Serdes options

跳至解决方案
1,275 次查看
victor0123
Contributor I

In my PCB,LS1012A Serdes lane A:SGMII1,lane B:SGMII2,lane D:PCIE(Endpoint).

SRDS_PRTCL_S1 RCW[128:143]=3305.

SD1_REF_CLK1_P/N PIN is provided 100Mhz from X86 DEMO.

The PCIE of X86 DEMO is configured to operate as a PCI Express Root Complex.

LS1012A is configured to operate as a Endpoint device.

But <QorIQ LS1012A Reference Manual  >Page 234

victor0123_0-1640835261838.png

Setting this bit to 0 is only supported with
SerDes protocol option (SRDS_PRTCL_S1) =
0x0005 ?

SGMII1 and SGMII2 can not work?

0 项奖励
1 解答
1,254 次查看
ufedor
NXP Employee
NXP Employee

Technically SGMII should work in the described case, but configuration in question was not validated during LS1012A silicon bring-up.

在原帖中查看解决方案

0 项奖励
3 回复数
1,265 次查看
ufedor
NXP Employee
NXP Employee

Proper operation of SGMII1 and SGMII2 cannot be guaranteed when LS1012A SerDes reference clock is provided by a PCIe RC because spread-spectrum can be used.

1,259 次查看
victor0123
Contributor I

Thanks for your reply.

If the 100Mhz reference clock provided by a PCIe RC is not a spread-spectrum,SGMII can work,right?

0 项奖励
1,255 次查看
ufedor
NXP Employee
NXP Employee

Technically SGMII should work in the described case, but configuration in question was not validated during LS1012A silicon bring-up.

0 项奖励