LPC3141, CS High to OE High Timing Question

キャンセル
次の結果を表示 
表示  限定  | 次の代わりに検索 
もしかして: 

LPC3141, CS High to OE High Timing Question

ソリューションへジャンプ
1,333件の閲覧回数
StanleyH
NXP Employee
NXP Employee

Hi Support team,

  We have a question about the timing specification in the LPC3141 datasheet. Need some explanation.

Please refer the tCSHOEH specification in the SRAM controller module as below. The minimum requirement is 3ns. However our typical is 0ns. Seems strange. Is the data correct? If yes, can you please give some explanation. Thanks.

pastedImage_3.png

pastedImage_4.png

-Customer, Delta IABU.

ラベル(1)
1 解決策
1,242件の閲覧回数
xiangjun_rong
NXP TechSupport
NXP TechSupport

Hi, Stanley,

Regarding your question, I have consulted with engineer in AE team, we think it is a typo, it should be -3ns instead of 3ns.
The spec tCSHOEH is the time from CS HIGH to OE HIGH, when the rising edge of OE signal is before the rising edge of CS signal, it is a negative value. It can explain why the minimum is 3, typical is 0. In other words, it should be:
minimum     typical
-3ns            0
Hope it can help you.

元の投稿で解決策を見る

2 返答(返信)
1,243件の閲覧回数
xiangjun_rong
NXP TechSupport
NXP TechSupport

Hi, Stanley,

Regarding your question, I have consulted with engineer in AE team, we think it is a typo, it should be -3ns instead of 3ns.
The spec tCSHOEH is the time from CS HIGH to OE HIGH, when the rising edge of OE signal is before the rising edge of CS signal, it is a negative value. It can explain why the minimum is 3, typical is 0. In other words, it should be:
minimum     typical
-3ns            0
Hope it can help you.

1,242件の閲覧回数
StanleyH
NXP Employee
NXP Employee

Hi X.J,

  Thanks a lot for the reply.

0 件の賞賛
返信