K22 crystal tolerance calculation

キャンセル
次の結果を表示 
表示  限定  | 次の代わりに検索 
もしかして: 

K22 crystal tolerance calculation

859件の閲覧回数
huijiejiang
Contributor I

We are using the MK22DX256VMC5, with external crystal + internal PLL as shown below. Our question is how to select the tolerance of the crystal?

for example, we select the 8MHz external crystal, whose freq tolerance is 100ppm, and the main clock is 48MHz using PLL. When we use UART(115200Hz, 1 start, 1 stop, 8 data, no parity, totally 10 bits), how previous mentioned 8MHz crystal 100ppm tolerance will affect the UART communication?

Is the crystal tolerance OK?

How to calculate the tolerance at the UART viewpoint? ( tolerance of crystal -> OSCSEL -> PLL -> PLLS? -> MCGOUTCLK? -> OUTDIV? -> System clock? -> UART error)

clock.PNG

ラベル(1)
0 件の賞賛
返信
2 返答(返信)

762件の閲覧回数
Robin_Shen
NXP TechSupport
NXP TechSupport

Hi Huijie,

When you use 115200Hz buadrate error is only 0.006%.

Within the 1.5% maximum error UART operation should be OK.

8MHz crystal 100ppm tolerance will not affect the UART communication.

8MHz 115207.png

Best Regards,

Robin

 

-----------------------------------------------------------------------------------------------------------------------
Note: If this post answers your question, please click the Correct Answer button. Thank you!
-----------------------------------------------------------------------------------------------------------------------

0 件の賞賛
返信

762件の閲覧回数
huijiejiang
Contributor I

Thank you, Robin!

0 件の賞賛
返信