#### 32 KHz CLOCK OSCILLATION MARGIN STUDY

DECEMBER 2023



COMPANY CONFIDENTIAL



SECURE CONNECTIONS FOR A SMARTER WORLD

# FIRST EXPERIMENT: ESR\_RANGE EFFECT CONFIRMATION



#### Summary

4 parameters have tried to test the oscillation margin:

- 1. The series resistor
- 2. The ESR\_range (current) =3
- 3. The Fine Amp Gain = 10
- 4. The SOX\_EN = 0

During this analysis, the series resistor could go up to  $1M\Omega$  thanks to an ESR\_range to 3.

The 2 other parameters are not improving the oscillation start and steady state. It is NOT recommended to use SOX\_EN=0 because it makes the 32kHz clock slowly stop.



#### Series resistor on 32kHz pin + ESR range + Fine Amp Gain

Resistor	ESR range	FineAmp Gain	CapSel	32kHz Osc	32kHz freq	32kHz output
0	ESR_range0	no	8pF		Stable	OK
150k	ESR_range0	no	8pF	260 mVpp	Stable	OK
240k	ESR_range0	no	8pF	176 mVpp	Stable	ОК
300k	ESR_range0	no	8pF	-	Not stable	КО
300k	ESR_range3	no	8pF	500 mVpp	stable	ОК
560k	ESR_range0	No or 10	8pF	-	-	KO
560k	ESR_range3	No or 10	8pF	520mVpp	Stable (189ppm)	OK
680k	ESR_range0	No or 10	8pF	-	-	КО
680k	ESR_range3	No or 10	8pF	600mVpp	stable	ОК
1M	ESR_range0	no	8pF	-	-	KO
1M	ESR_range3	No or 10	8pF	600mVpp	Stable (253ppm)	OK



# 2<sup>ND</sup> EXPERIMENT: MCAL EFFECT ON CLOCK PROPAGATION



#### Summary


- The MCAL implemented on MR3 permits
  - to start the clock with an high oscillation margin (here 13.5 /1M $\Omega$  / ESR\_Range =3),
  - in some case (max CapSel / ESR\_Range low) to get the steady state earlier than with MR2 (no MCAL) – (see example slide 6)
  - to **propagate** the clock in the blocks (criteria from the ref manual instructions –cf slide 8)

MCAL enablement could be reserved to the **extreme\* cases** since for most of the normal\*\* cases MR2 provides the same clock voltage in a shorter time.

(\*): close to the limit where the clock can't start(\*\*): typically with low CapSel and high ESR\_range values



#### Example: Start&Steady states versus ESR\_Range = 1 / Series Resistor $1M\Omega$



#### Summary: configurations for a 32kHz clock propagation

@ ESR\_Range = 3
Same result in MR2 and MR3

Osc Margin	CapSel < 8pF	CapSel = 8pF	CapSel = 10pF	CapSel = 12pF	CapSel = 14pF	CapSel > 14 pF
10.3	OK	OK	OK (183 ppm)	КО	КО	КО
8.8	ОК	OK	ОК	OK (152 ppm)	КО	КО
7.4	ОК	OK	ОК	OK (122 ppm)	КО	КО
6.4	ОК	OK	ОК	OK	OK (91 ppm)	КО



#### **Clock propagation: Extracted criteria from the reference manual**

6	Clock Detect					
CLOCK_DET	The Clock monitor has detected an error.					
	0b - Clock error is not detected					
	1b - Clock error is detected					
5	32 kHz clock source selection bit					
CLK_SEL_32K	0b - FRO32K clock output is selected as clock source					
	1b - OSC32K clock output is selected as clock source					

- OSC32K as clock source
  - 1. Set OSC32K\_CTRL[OSC\_EN] and OSC32K\_CTRL[SOX\_EN] as 1b,
  - Select internal capacitance bank value through OSC32K\_CTRL[XTAL\_CAP\_SEL] and OSC32K\_CTRL[EXTAL\_CAP\_SEL] if internal capacitance back is enabled (OSC32K\_CTRL[CAP\_SEL\_EN]).
  - 3. Wait until the STATUS[OSC32K\_ACTIVE] is 1b to identify OSC32K available.
  - 4. Set CGC32K[CLK\_SEL\_32K] as 1b to select OSC32K as clock source.




8 COMPANY CONFIDENTIAL

### **Test conditions**

- KW45 EVK board Series resistor on the Xtal path
- CX3322 Keysight analyzer
- SW\*: customized from SDK MR2 then SDK MR3 with MCAL
- 32kHz frequency is measured versus:
  - The XTAL\_CAP\_SEL and EXTAL\_CAP\_SEL values
  - ESR\_RANGE: 0 to 3
- The clock is measured on PTC7 (J6-10)
- For the SW MR3, some GPIOs are measured in order to check the propagation in the blocks (see slide 11-12):
  - PTA 18 : OSC32K\_RDY
  - PTB 1 : CAP\_SEL
  - PTB 2 : OSC\_EN
  - PTB 3 : CLK\_DET
  - PTC 6 : CLK\_SEL\_32K





#### 9 COMPANY CONFIDENTIAL



Flash the code to KW45 EVK under iAR Check in debug mode if the register is at the right CapSel/ESR\_Range values

Exit debug mode, unplug the USB link from the EVK board Connect the Saleae probes, open Logic aps, run it and plug the USB link



#### Example 1: MR3/Osc Margin10/ESR\_Range=0/CapSel=8pF

<	0 s	+0.1 s	+0.2 s	+0.3 s	+0.4 s	+0.5 s	+0.6 s	+0.7 s	+0.8 s	+0.9 s	1 s	+0.1 s	+0.2 s	+0.3 s
DO Clock OUT - PTC7	н -L													
D1 OSC_EN - PTB2	н -t													
D2 CAP_SEL_EN - PTB1	н -L													
D3 OSC32_RDY - PTA18	н 													
D4 ClockDet - PTB3	н -t													
D5 ClockSEL32k - PTC6	н -L													
D6 OSC32k_ACTIVE - PTB5	н													
	-L													



#### Example 2: MR3/Osc Margin10/ESR\_Range=0/CapSel=8pF

<	0 s	+0.1 s	+0.2 s	+0.3 s	+0.4 s	+0.5 s	+0.6 s	+0.7 s	+0.8 s	+0.9 s	1 s	+0.1 s	+0.2
D0 Clock OUT - PTC7	<u>+</u>												
D1 OSC_EN - PTB2	н 												
D2 CAP_SEL_EN - PTB1	H												
D3 OSC32_RDY - PTA18	H -L												
D4 ClockDet - PTB3	H -L												
D5 ClockSEL32k - PTC6	H 												
D6 OSC32k_ACTIVE - PTB5	н												
	-L												





### SECURE CONNECTIONS FOR A SMARTER WORLD

NXP and the NXP logo are trademarks of NXP B.V. All other product or service names are the property of their respective owners. © 2018 NXP B.V.