	Table of Contents									
	2	Block Diagram								
	3	Ethernet PHY								
	4	Card ID								
	5	Board Connector, Alternative Power								
6 Revision History										

SMSC Ethernet PHY Daughter Card

Revision A1

This board was designed for maximum flexibility in software development and demonstrates multiple functions possible with Vybrid processors. Although best design practices have been applied, some areas may not be suitable for a mass production design. For an added resource, refer to Vybrid Hardware Development Guide document.



System Block Diagram

Board set for customers shown below.

SMSC Ethernet PHY Card - RMII


Schematic SCH-28039 Part No. IMXAI2ETH SMSC




Vybrid Automotive CPU Board

Schematic SCH-28141 Part No. SVF522R-EVB

Components with "Hard_Location" displayed have unalterable reference designators. These common components have the same designators on the Atheros daughter card.




Ethernet PHY



Capacitors to be placed close to critical signal vias to minimize return path.

freescale			Microcontroller Product Group 6501 William Cannon Drive West Austin, TX 78735-8598						
This document co									
procurement or ma	anutacture in whol	e or in part wi	thout the expres	s written per	mission of	Freesca	de.		
	ICAP Classification: FCP: FIUO: PUBI: X								
Designer: Drawing Title:		Title:							
Utkarsh G.			MXAI2ETH_SMSC						
Drawn by: Page Title:									
Utkarsh G.	Utkarsh G. Ethernet PHY								
Approved: Size Document							Rev		
<approver> C</approver>			SCF	I-28039	PDF	: SPF	-28039	A1	
	Date:	Wednesda	ay, October 22, 2	014	Sheet	3	of 6		
				1					

Card ID



Default Card ID

Addr 3	Addr 2	Addr 1	Addr 0
0	1	0	0


 $270~\mbox{ohm}$ to $68~\mbox{kohm}$ are acceptable values for pull-up resistors R1 - R4.

Some I2C address selections per ADO and AD2 also enable on-chip pull-up resistors on I2-I5. Acceptable values for pull-downs R5 - R8 are 0 to 270 ohms for good noise margin.


Default I2C 8-bit Write Address = 0xD0 Default I2C 8-bit Read Address = 0xD1

fre	esca	le≅	6501 W		annon Driv	roduct e West	Grou	P	
This document contains procurement or manufa		e or in part w		express		mission of			×
Designer:	Drawing	Title:							-
Utkarsh G.		II.	MXAI	2ETI	1_SM	SC			
Drawn by:	Page Ti	tle:							
Utkarsh G.		С	ard ID						
Approved:	Size	Document	Number						Rev
<approver></approver>	C			SCH-	28039	PDF	: SPF	-28039	A1
	Date:	Wednesd	lay, Octobe	er 22, 20°	14	Sheet	4	of 6	

Board to Board Interface



Local I/O Power Option



REMOTE_VDDIO_B from U2 controls P_ENET_VDDIO supply. For Vybrid operation, P_ENET_VDDIO comes from CPU card, so U502 has to be open.

Adjustable Voltage (test purposes only)

U3 Adjustable version: MCP1825T-ADJE/DC From LAN8720 DS: 1.62<P_ENET_VDDIO<3.6

₹ f	reesc	ale≅	Microcon 6501 William Austin, TX 78	Cannon Drive		Grou	р		
This document co procurement or m		hole or in part v			mission of		de.	ın, PUBI:	×
Designer: Utkarsh G.		wing Title:	MXAI2ET			100.		, ODI.	
Drawn by: Utkarsh G.	Pag		Board Conne	ection					
Approved: <approver></approver>	Size C	Documen		1-28039	PDF	: SPF	-280	39	Rev A1
	Drawn by: Uskarsh G. Board Connection Approved: Size Document Number Rev								

Assembly Drawing Info
------Two board standoffs are required.

SAMTEC SO-1915-05-01-01 Freescale internal part number 280-76823

Versions of Rev A

А	Initial version for review.	12/11/13
A1	Sheet 1 - Added disclaimer boilerplate. Updated table of contents. Sheet 3 - Populated R504 - R507 DNP U500, U501, C20 and C21 Sheet 5 - Replaced R19 and R32 (1.5K) with 680 Ohms	10/14/14

- Unless Otherwise Specified:
 All resistors are in ohms, 5%.
 All voltages are DC.
 All polarized capacitors are aluminum electrolytic.
- 2. Interrupted lines coded with the same letter or letter combinations are electrically connected.
- 3. Device type number is for reference only. The number varies with the manufacturer.
- Interpret diagram in accordance with American National Standards Institute specifications, current revision, with the exception of logic block symbology.

