

S32 Configuration Tool 1.0 R Release Notes

Contents

1	Release Description	2
1.1	Installation	2
2	What's New	3
2.1	Pins Tool.....	3
2.2	Clocks Tool.....	6
2.3	Peripherals Tool	8
2.4	Device Configuration Data Tool	12
2.5	Image Vector Table Tool	14
3	S32 Design Studio Integration.....	17
3.1	Open S32 Configuration Tool.....	17
3.2	Add SDK drivers to project.....	19

1 Release Description

S32 Configuration Tool product is composed of a suite of tools for configuring NXP processors and generating initialization code. This is the first mature version of S32 Configuration Tool with support for the following tools:

- **Pins Tool**
- **Clocks Tool**
- **Peripherals Tool**
- **Device Configuration Data Tool**
- **Image Vector Table Tool**

The package provides support for the following processors:

- **S32S247TV**
- **S32V23x**

Development of the tools is done in sync with the following documentation's versions:

- S32S247TV - Header files based on Reference Manual Rev 1 Draft O
- S32V23x - Header files based on Reference Manual Rev 3

1.1 Installation

S32 Configuration Tool is integrated into S32 Design Studio - Version: S32DS 3.2 and is compatible with:

- S32 SDK for S32V23x 1.0.0 RTM release
- S32 SDK for S32S2 0.8.0 EAR release

One can see S32 SDK and S32 Design Studio release announcements for more details about these products including their location.

S32 Configuration Tool was verified on:

- Windows 7/10, 64bit
- Linux - Ubuntu 16/17, 64bit and CentOS 7, 64bit

2 What's New

2.1 Pins Tool

Pins Tool displays, inspects, modifies any aspect of pins configuration and muxing of the device. Pins routing can be done in multiple views:

- Pins view
- Peripheral Signals view
- Package view
- Routed Pins




Figure 1: Pins Tool

Pins Tool is used for pin routing configuration, validation and code generation, including pin functional/electrical properties, run-time configurations, with the following main features:

- Muxing and pin configuration with consistency checking
- Graphical processor package view
- Multiple configuration blocks/functions
- Easy-to-use device configuration
- Selection of Pins and Peripherals

- Package with IP blocks
- Routed pins with electrical characteristics
- Registers with configured and reset values
- Source code for C/C++ applications
- Automatic pins routing

Automatic routing tries to resolve conflicts, it routes signals on different pins until a valid configuration is reached. The used algorithm is a mixed approach between running maximum matching algorithm in a signals – pins bipartite graph and processing remaining signals with backtracking.




Figure 2: Pins Tool - Automatic routing

Enabled code changes highlighting for all tools. Two styles are currently supported:

- Margin highlighting
- Full line highlighting




Figure 3: Pins Tool – Code changing highlighting

For **S32V23x**, the FCBGA 621 package is supported with pins configuration available for the following peripherals:

- BOOT
- CAN 0 - 1
- DCU
- DDR3_0
- DDR3_1
- ENET
- FCCU
- FR
- FTM 0 - 1
- FXOSC
- I2C 0 - 2
- JTAG
- LFAST
- LINFlexD 0 - 1
- MC_CGM
- MC_RGM
- MIPICSI2 0 - 1
- QuadSPI
- SAR_ADC
- SIUL2
- SPI 0 - 3
- SSE

- SoC
- TRACE
- VIULite 0 - 1
- WKPU
- uSDHC

For **S32S247TV**, the BGA501 package is supported with pins configuration available for the following peripherals:

- BOOT
- CAN 0 - 7
- CTU AE 1 – 2
- FCCU
- FR 0 – 1
- FTM 0 – 1
- FlexPWM AE 1 – 2
- GMAC_0
- I2C 0 – 4
- JTAG
- LINFlexD 0 – 5
- Misc
- PSI5, PSI5 S0, PSI5 S1
- PowerAndGround
- QuadSPI
- SAR_ADC_AE_0_0, SAR_ADC_AE_1_0, SAR_ADC_AE_1_1, SAR_ADC_AE_2_0, SAR_ADC_AE_2_1
- SIUL2 0, SIUL2 1, SIUL2 AE
- SPI_0 – 5
- SRX_0 – 1
- SoC
- eMIOS_0 – 1
- eTimer_AE_1_0, eTimer_AE_1_1, eTimer_2_0, eTimer_AE_2_1
- uSDHC

2.2 Clocks Tool

Clocks tool allows users to easily configure initialization of the system clock - core, system, bus, peripheral clocks - and generate C code with clock initialization functions and configuration structures. The tool validates clock elements and calculates resulting output and clock frequencies.

Advanced settings can be done in Diagram and Details views. Other capabilities are listed next:

- Inspect and modify configuration of elements on clock path from clock source up to the core/peripherals
- Validate clock elements settings and calculate the resulting output clock frequencies
- Generate a configuration code aligned with latest version of header files
- Table view of clock elements with their parameters allowing the user to modify the settings and see the outputs
- Diagram view allows easy navigation and displays important settings and frequencies

- Peripheral Clock view which contains the list of peripherals - if a chain in form of selector, divider and gate is found, an entry is created
- Find clock elements settings that fulfills given requirements for outputs




Figure 4: Clocks Tool

- Find near value for clock frequencies



Figure 5: Clocks Tool – Find near value

- Reverse frequency calculation onto fractional elements in clocks path




Figure 6: Clocks Tool – Fractional elements

- Allow automatic update of enable state for clock elements based on power modes
- Re-order tabs in Clock perspective, Clocks Diagram and Peripherals Clock views have focus
- Easy to find elements in clock tree, use Find hotkey to search for elements




Figure 7: Clocks Tool – find elements

- Export Clock diagram




Figure 8: Clocks Tool – Export diagram

- Add support for zoom on cursor in Clocks Diagram

2.3 Peripherals Tool

Peripherals Tool offers support to initialize, configure peripherals and generate code for S32 SDK drivers. Two S32 SDK are supported:

- S32 SDK for S32V23x 1.0.0 RTM release
- S32 SDK for S32S2 0.8.0 EAR release




Figure 9: Peripherals Tool

Other capabilities are listed next:

- Configuration and initialization for SDK drivers
- User friendly user interface allowing to inspect and modify settings
- Smart configuration component selection along the SDK drivers used in toolchain project




Figure 10: Peripherals Tool – SDK components

- Generation of initialization source code using SDK function calls
- Multiple function groups support for initialization alternatives

- Configuration problems are shown in Problems view and marked with decorators in other views
- Instant validation of basic constraints and problems in configuration




Figure 11: Peripherals Tool – constraints

- Missing drivers are added to project with one click using dedicated option




Figure 12: Peripherals Tool – SDK Component Management, add files

- Manage SDK Components in sync with Peripherals view




Figure 13: Peripherals Tool – SDK Component Management

- Move generated files to project for all tools




Figure 14: Peripherals Tool – Update Code

- Help mechanism for peripheral components




Figure 15: Peripherals Tool – Show documentation

2.4 Device Configuration Data Tool

Device Configuration Data (DCD) tool generates the DCD image using the format and constraints specified in the BootROM reference manual. BootROM reads and interprets the DCD image to configure various peripherals on the device. The location of the DCD is determined by the pointer in Image Vector Table (IVT) image.

DCD contains three types of commands:

- Write, write a list of bytes
- Check, test a list of bytes
- Nop, has no effect



Figure 16: DCD Tool – Commands

There are two views:

- Binary view displays DCD image in a binary format
- DCD Command view




Figure 17: DCD Tool – Views

Device configuration records can be saved in a variety of formats (C array, binary and proprietary .mex format):




Figure 18: DCD Tool – Export image

Values can be reset to processor's defaults:




Figure 19: DCD Tool – Reset to Defaults

All reserved memory segments are set to 0xFF.

2.5 Image Vector Table Tool

Image Vector Table (IVT) tool configures and generates the IVT image, the first data structure that BootROM reads from boot device. The IVT contains the required data components like image entry point, pointer to DCD and other pointers used by the BootROM during boot process.

User can start the configuration using three views:

- Boot Configuration panel allows configuration of boot specific options
- Image Table view allows configuration of IVT pointers by selecting size and start address
- Memory Layout is a graphical representation of the memory to visualize the IVT segments

IVT tool segments can be automatically aligned to eliminate overlaps.




Figure 21: IVT Tool – Align

Application bootloader image can be generated and a pre-validation mechanism is used.

The screenshot shows the IVT Tool interface with several sections. The 'Application bootloader' section is highlighted with a yellow border. It contains a radio button labeled 'On', a text field with 'N/A', and a 'Browse' button. Below this is a collapsed 'Image' section. When expanded, it shows the 'Application Boot Image' configuration, which includes three sub-sections: 'RAM start pointer' with an 'Address' field, 'RAM entry pointer' with an 'Address' field, and 'Code length' with a text field. Below these is an 'Export Image' button. The 'Application bootloader (backup)' section is also visible below the main section.

Figure 20: IVT Tool – Application Boot Image

Control mechanism for reserved sections and pointers will be set to 0xFFFFFFFF.

The screenshot shows the IVT Tool interface with the 'Reserved pointers' section highlighted by a yellow border. This section contains a radio button labeled 'On' and a text field with 'N/A'. Below the text field is a 'Browse' button. The section is titled 'DCD' and 'DCD (backup)'. The 'DCD' section has a 'Start address' field with '0x100' and a 'Size in bytes' field with '4'. The 'DCD (backup)' section has a 'Start address' field with '0x104' and a 'Size in bytes' field with '4'.

Figure 23: IVT Tool – Reserved pointers

Exporting all existing images as Blob file including IVT.bin, DCD.bin, HSE.bin, Application_bootloader.bin etc. is also possible.




Figure 22: IVT Tool – Export Blob Image

The currently available export options are:

- Exporting IVT Image as binary
- Exporting IVT Image as C code
- Exporting Blob Image as binary
- Exporting Application Bootloader sub-image as binary




Figure 24: IVT Tool – Export image

3 S32 Design Studio Integration

3.1 Open S32 Configuration Tool

To get using S32 Configuration tools user must first setup a project in S32 Design Studio. This is done from File > New > S32DS Application Project.




Figure 25: Open S32 Configuration Tool

You will then be prompted to Create a S32 Design Studio Project wizard. There you must choose Project name, Project location and Processor used.




Figure 26: Integration - Create Project

Next user must Select required cores and parameters for them. Here you will choose preferred SDK from the ones installed.




Figure 27: Integration – Select SDK

By clicking on Finish the project is all setup. To open S32 Configuration Tool views right-click on the project and go to S32 Configuration Tool option or select the same option from the upper toolbar.




Figure 28: Integration – Open configuration

When “OK” button is pressed, a pop-up with all the drivers’ sources are shown for each operation, add to project or remove from project:




Figure 31: Integration – Add/remove drivers from project