



# Using the **Design Checklist for Board Bring-Up**

FTF-NET-F0137

Satoshi Iida | Application Engineering Manager

A P R . 2 0 1 4



External Use



# Agenda

- Introduction and Assumptions
- Pre-prototype board arrival phase
- Initial board power on / validation

# Introduction and Assumptions

- The purpose of this presentation is to help hardware and software engineers developing systems using QorIQ T4 series products
  - We will cover debug procedures to successfully validate HW design to a point where it is reasonable to begin SW development
    - Pre-board arrival activities
    - Initial board power up and validation of basic operation
    - Boot loader installation and initialization
- System assumptions
  - Boot loader is U-Boot and is located in NOR flash at power up
  - U-boot is configured to run initially from NOR flash but transfer to DDR at run time
  - U-Boot run on Core 0
  - CodeWarrior is the the HW debugger used
  - No secure boot implementation



# Pre-Prototype Board Arrival Phase


This section provides hardware and firmware developer steps to prepare for new target arrival to the lab



# Collecting Technical Information

- Please ensure you are familiar with the following Freescale collateral:
  - T4240 QorIQ Advanced Multicore Processor Data Sheet (T4240EC) / T4160 QorIQ Advanced Multicore Processor Data Sheet (T4160EC) / T4080 QorIQ Advanced Multicore Processor Data Sheet (T4080EC)
  - T4240 QorIQ Advanced Multiprocessing Processor Reference Manual (T4240RM)
  - T4240, T4160 and T4080 Chip Errata (T4240CE)
  - T4240 QorIQ Integrated Processor Design Checklist (AN4559)
  - Hardware and Layout Design Considerations for DDR3 SDRAM Memory Interfaces (AN3940)
  - Difference Between T4240 Rev 1 and T4240 Rev 2 (AN4713)

## Board Design Considerations



- Several collateral pieces are available to assist with schematic and board layout
- Listed here are sections that are critical to successful board bring-up



## Board Design Considerations (continued)

- Booting the T4240
  - Select your boot method
    - NOR
    - NAND
    - SPI
      - Socket the flash for initial board bring-up
    - PCI Ex / SRIO
      - Booting from these requires special consideration that is outside of scope of this session

Note: Rev 1 T4240 have an erratum (A-005878) preventing PBL/RCW loading from NOR and NAND. RCW load must select different source or use I2C boot sequencer to work around the erratum. Rev 2 do have this fixed and no longer an issue.

# Board Design Considerations (continued)

- Booting T4240
  - Connect the power on reset configuration pins appropriately
    - See “Power – On Reset Configuration” section of RM
      - Personality pins
        - Personality and test pins include SCAN\_MODE\_B and TEST\_SEL\_B
        - Engineering use pins (such as ASLEEP) must not inadvertently be pulled down externally during POR
        - Look at the pin-out table in the data sheet (T4240EC or T4160EC) for pins marked with a warning against being pulled down during power-on reset
      - Reset request
        - The T4240 has a RESET\_REQ\_B pin which would normally request a reset of the device via the PORESET\_B or HRESET\_B pins
        - In production, connecting the reset request output to PORESET or HRESET input is desirable, indicating a significant and often unrecoverable error has occurred in the system
        - During system prototyping, it is recommended to temporarily sever this connection, as unintended reset loops can occur and tying RESET\_REQ\_B back to PORESET\_B or HRESET\_B can make it more difficult to determine the cause



## Board Design Considerations (continued)

- Connect the power on reset configuration pins appropriately
- Make the ASLEEP signal accessible to a scope probe
  - The state of this pin can offer important information about the reset status of the device
- Using FPGA or CPLD to connect reset signal or drive configuration pins?
  - Ensure a basic programming image is available that connects debugger and reset signals correctly
  - If RESET\_REQ\_B is connected to the FPGA, it shouldn't reset the T4240 during initial debugging

## Board Design Considerations (continued)

- Clock sources
  - Ensure all required clock sources are driven, and their oscillators and drivers meet the data sheet specifications for voltage, rise/fall time, and jitter
    - SYSCLK and DDRCLK must always be driven
    - ECn\_GTX\_CLK125 must be driven if RGMII mode is used on the respective ECn port
      - Single-ended clocking requirements are provided in the “Input clocks” section of the data sheet
    - SerDes reference clocks (SDn\_REF\_CLKn and SDn\_REF\_CLKn\_B) must be driven if the corresponding SerDes bank is enabled in the RCW
      - SerDes reference clock requirements are provided in the data sheet
    - Optional input clock sources include RTC, USBCLK, and TSEC\_1588\_CLK\_IN

## Board Design Considerations (continued)

- Voltage ID (VID) Controllable supply
  - To guarantee performance and power specifications, a specific method of selecting the optimum voltage-level must be implemented when the chip is used. As part of the chip's boot process, software must read the VID efuse values stored in the Fuse Status register (FUSESR) and then configure the external voltage regulator based on this information. This method requires a point of load voltage regulator for each chip
  - During the power-on reset process, the fuse values are read and stored in the FUSESR. It is expected that the chip's boot code reads the FUSESR value very early in the boot sequence and updates the regulator accordingly.
  - The default voltage regulator setting that is safe for the system to boot is the recommended operating VDD at initial start-up of 1.05V. It is highly recommended to select a regulator with a Vout range of at least 0.9V to 1.1V, with a resolution of 12.5mV or better, when implementing a VID solution.

## Board Design Considerations (continued)


- Reset Configuration Word (RCW)
  - Study the RCW to ensure all PLL ratios and I/O connections are selected appropriately
    - If you plan to support multiple speed grades of device or memory
      - Pre-select SYSCLK and DDRCLK frequencies and PLL multipliers to ensure desired CPU core and platform frequency options are achievable
  - If some SerDes lanes are unused on your custom board, disable those lanes in the RCW
    - Disable all the lanes of each unused bank and do not provide a SerDes reference clock for any unused bank
  - QCS should be used as a tool to help you select an appropriate RCW
    - It generates CRC checksums to produce your Pre Boot Loader (PBL) output file
  - Consider using an RCW source that allows you additional space to include pre-boot initialization(PBI)
    - This allows you to implement errata workarounds and other custom internal register programming prior to boot

## Board Design Considerations (continued)

- DDR3 connections
  - Compare layout with recommendations in AN3940
  - Ensure Vtt and MVREF are driven by appropriate sources. The T4240 has strict voltage requirements on MVREF, which must closely track  $GVDD/2$ . Use of DDR3 integrated device which generates Vtt and VREF is highly recommended

[Link for QorIQ Configuration Suite](#)

# Installing and Leveraging Freescale Development Tools



- This section lists suggested steps one can take to prepare / learn about tools available prior to T4240 based board arrival




## Install the QCS Tool Suite: Focus on PBL and DDR/DDRv

- The QorIQ Configuration Suite (QCS) helps you configure the T4240
  - QCS is well-documented and will allow you to focus on the PBL, DDR and DDRv modules in QCS
  - Please follow the QorIQ Configuration Suite Installation Guide

## PBL Tool

- See the Freescale website to download the QCS tools
- Using the QCS Quick Start guide, install and use QCS to come up with RCW settings and double-check the custom changes with your local Freescale technical representative
- It's important for proper pre-boot initialization of the device to have a valid RCW for your selected clocking values and SerDes configuration.
- Any custom configurations you develop should be in compliance with both the T4240 Reference Manual RCW options and what the RCW sub-tool under QCS allows





- After generation of your proposed RCW settings, it's important to review these with your Freescale technical representative
- Work with importing existing RCW files as a good starting point

## Use QCS to Come Up with DDR Settings

- Another key part of getting a smooth bring-up is to at least have working DDR controller parameters
  - Signal Integrity engineers should simulate DDR connection traces and confer with FSL technical representative
  - If using compatible DIMMs on future prototypes, try these in FSL target.
    - Before your custom target arrives, it can be useful to place your DIMMs into the Freescale target to see what controller parameters are
  - Board-specific parameters: Please note your custom target will require a different set of parameters than those used by the Freescale development system
    - Some parameters are affected by the layout of the board.
    - These parameters include `DDRx_DDR_SDRAM_CLK_CNTL[CLK_ADJUST]` and `DDRx_DDR_WRLVL_CNTL[WRLVL_START]`



# Use QCS to Come Up with DDR Settings (continued)

The screenshot displays the Processor Expert - Eclipse IDE interface. The main window shows the Component Inspector for the DDR Controller, with the following properties:

Name	Value	Details
Device	DDR_Controller_1	DDR_Controller_1
Memory type	DDR_3 / DDR_3L	
DDR Data Rate	1300 MHz	DDR Bus Clock: 650 MHz
Type of DIMM	Registered DIMM	
Bus mode	32-bit bus	
<b>SDRAM Control Configurations</b>		
<b>SDRAM Timing Configurations</b>		
Auto-adjust chip select addressing	yes	
<b>Chip Select #</b>		
Enabled		
<b>Memory Bounds</b>		
Start Address	0	
Size	1 GB	
<b>Configuration</b>		
Auto Precharge Always	no	
Number of bank bits	3 logical bank bits	
Number of row bits	14 row bits	
Number of column bits	20 column bits	
ODT for writes configuration	Assert ODT only during writes to CSn	
ODT for reads configuration	Never assert ODT for reads	
Partial array self refresh	Full Array	
Chip Select 1	Disabled	
Chip Select 2	Disabled	
Chip Select 3	Disabled	


The Configuration Registers window shows the following registers and their values:

Reg. name	Init. value	After reset
<b>Peripheral registers</b>		
DDR1_CS0_BMIS	00000000	00000000
DDR1_CS1_BMIS	00000000	00000000
DDR1_CS2_BMIS	00000000	00000000
DDR1_CS3_BMIS	00000000	00000000
DDR1_CS0_CONFIG	00114700	00000000
DDR1_CS1_CONFIG	00000000	00000000
DDR1_CS2_CONFIG	00000000	00000000
DDR1_CS3_CONFIG	00000000	00000000



# Practice Using DDRv on T4240QDS

- After getting a range of working values for the DDR controller settings for the T4240, your next step is to use the DDRv tool that is part of QCS
- If your target has met the minimal requirement for the DDRv optimization tool, you can use it on your target to show a range of values
- In this range is a “centered” value that is recommended as “best for your target”



Before discovering all the features of this tool on your custom target, it is highly advised that you run this DDRv tool successfully on the Freescale T4240QDS target.

Also note availability of application note specifically targeting DDR register setting such as AN4039.



# CodeWarrior Debugger

- If you are new to the CodeWarrior debug environment, now is a great time to install and start using the basics in debugging with your Freescale T4240QDS target
- You can use the debugger or rather the sub-tool communications shell CCS, to run boot utilities if your RCW does not bring your SoC out of reset
- You can use the debugger for basic U-Boot debug and just accessing memory
- Once installed you can see a lot of good documents found under `C:\Freescale\CW_PA_v10.x.x\PA`

## Verify Installation of All Necessary Tools

- CodeWarrior
- JTAG boundary scan tools
- I2C EEPROM burner
- CPLD tools

## Verify Installation of All Necessary Tools (continued)

- Install CW PA10 and make sure you can connect to the FSL T4240 target
- Confirm that you can do RCW over-ride on the FSL target and confirm the different RCW results by reading the RCW registers in the device
- If using SPI boot, confirm the method on FSL target and then confirm the debugger connection
  - *COP delay needed for longer boot time due to RCW + BI + u-boot.bin load*

## Verify JTAG Connection in Schematics

- For example: Independent TRESET# and PORESET#
  - Look out for FPGAs passing signals between the COP/JTAG





## How to Modify U-Boot for the Memory-Map and Try Running on the FSL T4240QDS Target

- Install U-Boot sources and cross tool chain
  - Confirm environment variables and confirm builds for the FSL T4240 and test if the newly built image works
- Start to develop your custom U-Boot configurations
  - For example: u-boot/include/configs/<custom\_name>T4240.config
- Build your modified U-Boot for the FSL target and flash it using the CW debugger
  - This is important, as you'll be practicing for the prototype flashing
- Confirm that the flash device you are using is supported in the CW debugger



## Socket the Flash Device

- Where the RCW, PBI and U-Boot code is located
  - This is helpful if the debugger does not work on the new prototype boards
    - This way you can flash externally
    - Make sure your lab-based flash programmer is working with the prototype board's flash device
- Application note on how to add new flash device can be found at.


C:\Freescale\CW\_PA\_v10.3.3\PA\PA\_Tools\FlashToolKit\Documentation



# Initial Board Power On/Validation




# Confirm Reset Sequence



- When prototype boards are received they may or may not have the requisite personalization information programmed
- The hardware design must ensure this board-specific data, including the RCW and PBL information, is programmed into the appropriate memory parts on the board
- Programming of board-specific elements that are not directly related to T4240 operation are beyond the scope of this presentation.
  - CPLD, power sequencers
- If these non-T4240 elements are required to get the T4240 into an operative state then the HW designer must either program these without the use of T4240 debug resource or ensure these mechanisms may be temporarily bypassed such that the T4240 can operate without them

# T4240 Reset Sequence



- The successful completion of the reset sequence is indicated by the ASLEEP signal being driven low as shown in the timing diagram
- If this does not occur, then there is an issue with the reset sequence – usually with some basic hardware function – and it must be debugged using low-level hardware debug tools and techniques (logic analyzer and oscilloscopes)

## T4240 Reset Sequence (continued)


- Things to check if the reset hardware reset sequence does not complete include:
  - Voltage Rails: Ensure the all the required voltage levels are provided and meet the specified levels and tolerances
    - Ensure that the recommended power rail sequence is followed
  - SYSCLK. Ensure it is present and meets the voltage level, slew rate, frequency, duty cycle, and jitter requirements specified
  - Reset Signals: Ensure PORESET is driven for a minimum of 1 ms and that it is driven before the core and platform voltages are powered up
    - If HRESET is driven externally, ensure it is released as expected; if driven just by the T4240, confirm it is released after PORESET desertion
  - Confirm the RCW device is being read after ASLEEP is driven high
    - If not, check that the `cfg_rcw_src` signals are driven as expected when the PORESET signal is released
  - Confirm RCW contents are as expected. The specifics of the RCW must match the system configuration

NOTE: If the RCW device is blank, a tool such as CodeWarrior must be used to program this. Instructions for doing this are provided in later in this presentaion. However, it is recommended to confirm the hardware operation as much as possible before connecting this tool. Confirming that the T4240 at least attempts to read the RCW device is a good checkpoint.

## T4240 Reset Sequence (continued)

- Confirm that the PBL information is read. Note that this occurs after the RCW is read, even if the PBL and RCW device are the same. The PBL reads start but the ASLEEP never is driven low, the likely failure is that some PBL action is attempting to configure the part in an undefined or unexpected way
- Confirm the PBL actions are as defined for the system. If the desired PBL action is involved, it is recommended to start with the simplest possible PBL contents (to address erratum) and confirm that the reset sequence completes
- Then add other PBL configurations in a staged manner

## Connect Debug Tools



- At this point, we are ready to connect to the target via a debugger. For the purposes of this presentation, we focus on Freescale's CodeWarrior 10.x debugger. An evaluation version of the CodeWarrior development tool can be obtained from Freescale
- Debugger documentation can be found within the product install directory. This would typically be located at:

**C:\Program Files\Freescale\CW PA v10.xx\PA\Help\PDF**

- Follow the Targeting \_PA\_Processors.pdf document for more information on how to get started with CodeWarrior




# Tap Connection



- TAP is now needed to physically connect to the hardware
- This could be a USB TAP, Ethernet TAP, or newer CodeWarrior TAP
- The TAP should be connected to a standard 16-pin COP header on the board such that pin 1 of the header is aligned with the red stripe down the TAP ribbon cable.



## Confirm Processor with CCS

- IDE as well as CodeWarrior Connection Server (CCS)
- To verify connectivity, first launch the CodeWarrior Connection Server
- This is a command converter that converts Debugger actions into actionable commands for the TAP
- CCS starts minimized in the PC system tray 
- Double click the CCS icon in the PC system tray to launch the full screen window
- CCS supports TCL scripting, and it comes with some TCL scripts which may be useful in initial board bring-up
- The JTAG connection script scans the JTAG bus and reports to the IDCODE of anything found
- To run this script, within CCS type in: **source IDcode.tcl**

# CodeWarrior Connection Server

```
CodeWarrior Connection Server
File Edit Interp Prefs History Help
(bin) 2 % source IDcode.tcl

Scanning for available TAPs connected via USB.....

+++++
+
+   Available Remote Connections
+
+ 1 - USBTAP - 10460259
+ 2 - CodeWarriorTAP - <Specify IP Address>
+ 3 - EthernetTAP - <Specify IP Address>
+ 4 - GigabitTAP - <Specify IP Address>
+
+ x - Exit Script without Changes
+
+++++

Specify connection:
2

Specify IP Address
10.81.52.75
```

- The script prompts you for a connection type.

# CodeWarrior Connection Server (continued)

```

CodeWarrior Connection Server
File Edit Interp Prefs History Help
Configuring TAP Interface....
Configured Connection: cwtap : 10.81.52.75

TDO -----
|
| * Device 0  IDCODE: 0022001D  Device: FSL T4240 rev 1.x
|
TDI -----

#####
#
#   configTAP -  Redefine TAP interface
#
#   scanboard -  Scans the target system
#                 and returns the JTAG IDCode
#
#   loopback # -  Simple Loopback Routine
#
#####
(bin) 2 %

```

- CCS presents you with three commands
- The command **scanboard** scans the JTAG chain
- After running the scanboard command, you are presented with the JTAG chain of the board


# CodeWarrior Connection Server (continued)

- Here shows a connection to a single T4240 device
- This verifies connectivity between a developer's host PC, through the TAP to the board and processor


```
CodeWarrior Connection Server
File Edit Interp Prefs History Help
TDI -----
|
#####
#
#  configTAP - Redefine TAP interface
#
#  scanboard - Scans the target system
#                and returns the JTAG IDCode
#
#  loopback # - Simple Loopback Routine
#
#####
(bin) 2 % scanboard
TDO -----
|
| * Device 0  IDCODE: 0022001D  Device: FSL T4240 rev 1.x
|
TDI -----
(bin) 3 % |
```

# Connecting CodeWarrior to Target Board

- At this point, we have verified that the processor powers up and responds to JTAG commands, as well as connectivity from the host PC to the processor
- The next step is to connect to the target with the debugger interface
- Upon launching CodeWarrior, the first dialog box asks you to specify a workspace
- A workspace is a folder intended to contain all work, including configuration settings of tool, debug connections, and even data to be compiled and or downloaded--



# Building a New Project




- CodeWarrior is Eclipse-based, and consists of two perspectives:
  - C/C++ coding
  - editing
- Tabs within Eclipse are called Views, and may be changed depending on user preference
- We start in the C/C++ perspective and initially use a “Stationary” or default project to set up our environment to connect to the target
  - Select **File -> New -> CodeWarrior Bareboard Project Wizard**
    - This opens the New Project Wizard
  - Name your project
    - Select **Next**






# Selecting Processor







# Debug Target Setting




# Build settings




# Configuration










# Trace Configuration






# CodeWarrior Development Studio

-  **New Project Wizard**
-  **Project Importer**
-  **Example Projects**
-  **Go to Workbench** ←
-  **What's New Product Release Notes**
-  **Web Resources Service Packs, Updates, Patches**
-  **Tutorials**




# Building project

- Build project (even though you are not building any code)
- Right click on project or hammer




# CFG File



- The project just created consists of some example code that can be compiled via CodeWarrior and downloaded to the target. Additionally, it consists of configuration files, which are essentially TCL scripts, to be downloaded to the target prior to code executing. The intent of the CFG files is to enable configuration of the processor, such as the DDR or flash controllers, prior to programming flash or executing code developed within CodeWarrior
- In some sense, the CFG file does the job of a bootloader, such as U-Boot

## Accessing Debug Configuration


- Connections to the target are known as “Debug Configurations”
- To access the debug configuration for a project, right click on the small downward pointing arrow next to the bug icon on the toolbar and select **Debug Configurations**
- Note that this can also be opened through the menu under **Run -> Debug Configurations**





## Connecting to Target (continued)

- For an initial connection to the target, we want to attempt to connect without any CFG file
  - To de-select the CFG file from our default project:
- Select your project from under the “CodeWarrior” section on the left hand column



# Connecting to Target (continued)


- Edit the Connection Type

The screenshot shows the 'Debug Configurations' dialog in an IDE. The main window is titled 'Myfirstproject-core00\_RAM\_T4240\_Connect'. Under the 'Target settings' section, the 'Connection' is set to '- Myfirstproject-core00\_RAM\_T4240\_Connect'. An orange arrow points to the 'Edit...' button next to this connection name. Below this, a list of targets is shown, with 'T4240' expanded to show cores 'e6500-0' through 'e6500-5'. A second dialog box, 'Hardware or Simulator Connection', is overlaid at the bottom. It shows the same configuration details, including the 'Name', 'Description', 'Template', 'Target', and 'Connection type' (CodeWarrior TAP). An orange arrow points to the 'Edit...' button in this dialog box.



# Connecting to Target (continued)


- Edit the Target core



- Deselect any checkboxes under the “initialize target” column

# Connecting to Target (continued)

- Edit the Target memory



- Deselect any checkboxes under the “initialize target” column
- Click OK twice, to get back to Debug Configurations
- Click Debug to connect to the target with the debugger

## Using CodeWarrior to Provide the RCW

- An RCW can be loaded from various sources, including interfaces such as I2C or flash
  - If JTAG boundary scan is not able to program the RCW, it is possible to force an RCW into the processor via the CodeWarrior debugger
- To do this, first create a file that creates information on the JTAG scan chain and intended RCW
  - There are examples of such a file in the CodeWarrior install:

**C:\Program Files\Freescale\CW PA  
v10.x.x\PA\PA\_Support\Initialization\_Files\jtag\_chains**



# Example JTAG Configuration File

```
# Example file to allow overriding the whole RCW or only parts of it
#
# Syntax:
# T4240 (2 RCW_option) (RCWn value) ...
#
# where:
# RCW_option = 0 [RCW Override disabled]
#             1 [RCW Override enabled]
#             2 [Reset previous RCW Override parts]
# 0x80000001 [RCW Override + PLL Override]
# NOTE: Enabling PLL Override could lead to hanging the chip
#
# RCWn = 21000+n (n = 1 .. 16; index of RCW value)
#
# value = 32bit value
```


```
T4240 (2 1) (210001 0x14180019) (210002 0x0c10190c) (210003 0x00000000) (210004 0x00000000) (210005 0x70023060)
(210006 0x0055bc00) (210007 0x1c020000) (210008 0x09000000) (210009 0x00000000) (210011 0xee0000ee) (210012
0x00000000) (210013 0x000187fc) (210014 0x00000000) (210015 0x00000000) (210016 0x00000008)
```

First two words are ignored and not used to replace the RCW in the active system. As we are using 2, 1  
If option of 0x80000001 is used PLL will be override




# Instructing CW to Use JTAG Configuration File

- To instruct CodeWarrior to use the JTAG configuration file, first bring up the Debug Configuration intended
- Select the debug configuration to be used, and select the “**Edit**” Button next to connection type
- Select **Edit**, for System
- Select **Edit** once more, for System Type



# Instructing CW to Use JTAG Configuration File (continued)

Select **Import**, and import the previously created JTAG file




- Upon connecting to the target, the RCW defined in the JTAG configuration file is forced into the processor
  - Needed for cases where flash or EEPROM is blank
  - In such a case, a developer may force an RCW with CodeWarrior, program the flash manually, and then revert back to the fetched RCW



# Running the CodeWarrior HW Debugger


- When the debugger launches, the Eclipse perspective changes to the debug perspective
- Upon successfully connecting to the processor, the Debug view should change, highlighting the thread executing
- The start / stop / pause / step icons should also be highlighted
- As we see here, the processor code is halted at the reset vector, 0xFFFFFFFFC



- We now can verify some basic settings
  - This can be done in either view: the GUI or a Debugger Command Shell
  - To add the command shell to the debug perspective go to Window -> Show View -> Command Shell

# Verify POR Settings

- The registers tab contains all registers within the processor
- Upon clicking on a register, the bit fields of that register should be expanded



# Verifying RCW

- At this point, one could verify the RCW read in by the processor, as well as some basic configuration that the RCW sets up
- Through the command shell, it's easy to verify reads and writes to memory-mapped registers within the processor
- For example, you could verify a read to CCSRBAR returns a pointer to the CCSRBAR

```

CodeWarrior Debugger Shell v1.0
%>display 0xfe000000 4
    fe000000  $00000000 $FE000000 $00000000 $00000000  ....
%>
  
```

# CodeWarrior Initialization Files

- Upon successfully connecting to a target, and verifying reads / writes to internal memory, it is now possible to start initializing interfaces such as memory
  - CodeWarrior initialization files are intended for this purpose
- Sample configuration files are part of the CodeWarrior install:
  - C:\Program Files\Freescale\CW PA v10.x.x\PA\PA\_Support\Initialization\_Files**
- They should also be part of the default CodeWarrior stationary project for a given processor. The initialization file is essentially a script that executes within CodeWarrior to pre-load registers on the processor prior to code execution
  - Typical functions include setting up TLB's, LAW's, DDR, and flash interface
- Internal to the processor, a portion of CPC cache may be converted into private SRAM
  - Initially, we use a CFG file to set up the cache as private SRAM and set up the flash interface so that we can program flash
- Within the Initialization Files directory of the install, you should find T4240QDS\_init\_sram.tcl configuration file that can be used as a starting point for such a purpose
  - Make a copy of the original, and modify it for your flash configuration.

# Sample Initialization File

- Below is a sample section from such a file, where the CPC is set up to behave as SRAM
  - Please note that a LAW and TLB entry is needed for the SRAM

```
#####
# configure internal CPC as SRAM at 0x00000000

# CPC1 - 0x01_0000

#CPCCSR0
#0  0  00 0000 00 1  0   0000 0000 1  1  00 0000 0000
#DIS ECCdis      FI              FL LFC
#1              1              1  0

#flush
mem [CCSR_ADDR 0x010000] = 0x00200C00
#enable
mem [CCSR_ADDR 0x010000] = 0x80200800

#CPCEWCR0 - disable stashing
mem [CCSR_ADDR 0x010010] = 0x00000000

#CPCSRCR1 - SRBARU=0
mem [CCSR_ADDR 0x010100] = 0x00000000

#CPCSRCR0 - SRBARL=0, INTLVEN=0, SRAMSZ=4(16ways), SRAMEN=1
mem [CCSR_ADDR 0x010104] = 0x00000009

#CPCERRDIS
mem [CCSR_ADDR 0x010E44] = 0x00000080
```



## Sample Initialization File (continued)

- Here is an example where NOR flash is set up starting at address 0xE8000000
- Note that a LAW and TLB entry needs to be established for this to work

```

# NOR Flash, addr 0xE8000000, 128MB size, 16-bit NOR


# CCSR_EXT
mem [CCSR_ADDR [expr 0x12400C + $NOR_CS * 0x0C]] = 0x00000000
# CCSR
mem [CCSR_ADDR [expr 0x124010 + $NOR_CS * 0x0C]] = 0xE8000101
# AMASK
mem [CCSR_ADDR [expr 0x1240A0 + $NOR_CS * 0x0C]] = 0xF8000000
# CSOR
mem [CCSR_ADDR [expr 0x124130 + $NOR_CS * 0x0C]] = 0x00008000

# IFC_FTIMO
mem [CCSR_ADDR [expr 0x1241C0 + $NOR_CS * 0x30]] = 0x10010020
# IFC_FTIM1
mem [CCSR_ADDR [expr 0x1241C4 + $NOR_CS * 0x30]] = 0x35001A13
# IFC_FTIM2
mem [CCSR_ADDR [expr 0x1241C8 + $NOR_CS * 0x30]] = 0x0138381C
# IFC_FTIM3
mem [CCSR_ADDR [expr 0x1241CC + $NOR_CS * 0x30]] = 0x00000000
```



# Reloading Initialization File

- With both the SRAM and flash configured, we may instruct CodeWarrior to once again read an initialization file
- Re-open the Debug Connection type that you are intending to use
- Edit the Connection Type



# Reloading Initialization File (continued)

## Edit the Target

Hardware or Simulator Target

Execute target reset (applies to initial launch only)

Target	Core reset	Run out of reset	Initialize target	Initialize target script
T4240	<input type="checkbox"/>	<input type="checkbox"/>	<input checked="" type="checkbox"/>	
e6500-0	<input type="checkbox"/>	<input type="checkbox"/>	<input checked="" type="checkbox"/>	\${ProjDirPath}/CFG/T424...
e6500-1	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	
e6500-2	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	
e6500-3	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	
e6500-4	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	
e6500-5	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	
e6500-6	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	
e6500-7	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	
e6500-8	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	
e6500-9	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	
e6500-10	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	
e6500-11	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	

- Select the checkbox next to “initialize target” and select the initialization script modified in the previous steps
- This should only be needed for Core 0, as typically when bringing up a new board Core 0 is exercised initially.
- Click OK twice, to get back to Debug Configurations
- Click Debug to connect to the target with the debugger



# Testing SRAM

- Once connected to the target, verify that you can read and write SRAM
- Within a debugger shell read from address 0x0

```
CodeWarrior Debugger Shell v1.0
%>display 0xfe000000 4
fe000000 $00000000 $FE000000 $00000000 $00000000 .....
%>display 0x0 20
0 0xDEADBEEF 0xDEADBEEF 0xDEADBEEF 0xDEADBEEF .....
10 0xDEADBEEF 0xDEADBEEF 0xDEADBEEF 0xDEADBEEF .....
20 0xDEADBEEF 0xDEADBEEF 0xDEADBEEF 0xDEADBEEF .....
30 0xDEADBEEF 0xDEADBEEF 0xDEADBEEF 0xDEADBEEF .....
40 0xDEADBEEF 0xDEADBEEF 0xDEADBEEF 0xDEADBEEF .....
%>|
```

- Next, attempt to modify the contents of SRAM

```
10 0xDEADBEEF 0xDEADBEEF 0xDEADBEEF 0xDEADBEEF .....
20 0xDEADBEEF 0xDEADBEEF 0xDEADBEEF 0xDEADBEEF .....
30 0xDEADBEEF 0xDEADBEEF 0xDEADBEEF 0xDEADBEEF .....
40 0xDEADBEEF 0xDEADBEEF 0xDEADBEEF 0xDEADBEEF .....
%>change 0x0 20 0xaaaa5555
%>display 0x0 20
0 0xAAAA5555 0xAAAA5555 0xAAAA5555 0xAAAA5555 ..UU ..UU ..UU ..UU
10 0xAAAA5555 0xAAAA5555 0xAAAA5555 0xAAAA5555 ..UU ..UU ..UU ..UU
20 0xAAAA5555 0xAAAA5555 0xAAAA5555 0xAAAA5555 ..UU ..UU ..UU ..UU
30 0xAAAA5555 0xAAAA5555 0xAAAA5555 0xAAAA5555 ..UU ..UU ..UU ..UU
40 0xAAAA5555 0xAAAA5555 0xAAAA5555 0xAAAA5555 ..UU ..UU ..UU ..UU
%>|
```



# Reading Flash

- Let us verify we can read flash correctly
- Flash was set to address 0xE8000000 in the initialization file above


```

Debugger Shell
%>
%>
%>
%>
%>
%>display 0xe8000000 20
e8000000 0xAA55AA55 0x010E0100 0x0C580000 0x00000000 .U.U .... .X.. ....
e8000010 0x1E120000 0x00000000 0x449F6C01 0x03002000 .... .... D.l. .. .
e8000020 0xFE800000 0x41000000 0x00000000 0x00000000 .... A... .... ....
e8000030 0x00000000 0x10070000 0x00000000 0x00000000 .... .... .... ....
e8000040 0x00000000 0x00000000 0x08138040 0xCD4D9BDF .... .... ...@ .M..
%>
  
```

- In this example, you see the RCW stored in flash
- If flash was blank, you should see all 0xFFFFFFFF


# Programming Flash/RCW

- CodeWarrior includes a flash programmer to aid in programming an RCW or U-Boot into flash
  - Within the CodeWarrior debug perspective, locate the **Target Tasks** tab
  - Click on the plus icon to add a new target task



## Programming Flash/RCW (continued)

- Give the task a name (such as “program flash on T4240 board”)
- “Run configuration” defines how to connect to the target
- In our case we’ll use the Active Debug Context, which assumes we are already connected to the target via the debugger
- Task Type offers two options: Flash Programmer or Hardware diagnostics. We select Flash Programmer
- Within the Flash Programmer Task we now need to configure our flash and actions
- Target RAM is memory available to the processor to use for the flash algorithm. We specify the private SRAM we configured previously, which resides at address 0x0



Target RAM

Address: 0x 00000000

Size: 0x 20000

Verify Target Memory Writes


# Programming Flash/RCW (continued)

- We may need to add a device
- Select your device from the list
- If using a different organization, click on the organization column and pick the correct organization
- Base address of the flash should be set to whatever was set in the initialization file previously

Flash Devices


Device Name	Base Address
IN28F800C3B (512Kx16x1)	0xE8000000

- Add action to program and verify



# Programming Flash/RCW (continued)


- You may now add a programming action
- Select **Program / Verify** from the list



- Select the file to be programmed
  - Note that *elf* and *srec* files contain addresses within the files, while a binary file does not
  - Binaries are offset from address 0x0. So, to program a binary file to the beginning of flash, one would need to apply an address offset, as in the above figure
- Please note, this is an offset from 0x0, or effectively the address to program to

# Programming Flash/RCW (continued)

- When done, save the flash programmer task
  - If connected, you may then run the intended task, by selecting the task and then clicking on the “play” arrow icon
  - This should launch the flash programmer



- If the flash programmer is not successful, it could be possible that the flash device is not writable, protected, or the chip select, MMU or law are set up incorrectly.
- Fortunately, it should be possible to poke the flash directly through the debugger shell

## Programming Flash/RCW (continued)

- Refer to the flash datasheet for the specific algorithm needed to write flash or read a status bit
- Note that the command shell is once again scriptable, with TCL, so it's possible to write scripts to write flash, erase flash, or unprotect flash
- For example, using an Intel flash algorithm, I could write flash using the TCL procedure below

```
proc write_flash {addr data} {
    change $addr 16bit 40
    change $addr 16bit $data
    change $addr 16bit 0xff
    display $addr 16bit 1
};
```

- Erasing flash is as simple as the procedure below

```
proc erase_flash {addr} {
    change $addr 16bit 20
    change $addr 16bit d0
    wait 1000
    change $addr 16bit ff
    display $addr 16bit 4
};
```



## Programming Flash/RCW (continued)

- One could type these in directly to the command shell, or save scripts such as these within a TCL file
- To load a TCL file into the command shell simple **source filename.tcl**

```

Debugger Shell x Progress
$>display 0xe8000000 20
e8000000 $aa55aa55 $010e0100 $0e580000 $00000000 U.U. .... ..X. ....
e8000010 $18185218 $0000cccc $40464000 $001c2000 .R.. .... .@F@ . . .
e8000020 $dea00000 $61000000 $00000000 $00000000 .... ..a .... ....
e8000030 $00000000 $008b0000 $00000000 $00000000 .... .... .... ....
e8000040 $00000000 $00000000 $09000de0 $00000000 .... .... .... ....
$>source c:/scripts/flash.tcl
$>
  
```

- The TCL procedures then can be called individually
- If flash can not be poked manually in this manner, then one should start looking at hardware, and examine the physical connections to flash to ensure that the signals are being driven correctly
- If signals are not being driven, we must re-examine the initialization file's configuration of the flash interface

## Adding a Flash Device

- If the desired flash is not included in CodeWarrior, it is possible to manually add a newer flash device
- For instructions, please refer to AN4349, found either on the Freescale website, or within the CodeWarrior installation:

**C:\Freescale\CW PA**

**v10.1.1\PA\PA\_Tools\FlashToolKit\Documentation**

## DDR Initialization File

- For this, we typically revert back to the standard initialization file for the project stationary
- In this case, the T4240QDS\_init\_core.tcl file that is in the CFG folder of the project
- In this file, DDR has already been set up for the QDS board. Replace the settings in the file with settings previously derived for the target hardware



# DDR Initialization File (continued)

- Upon saving the file, ensure that the debug configuration is set up to use the new initialization file
- When connecting, DDR should now be located at address 0x0
- A read from address 0x0 should yield the DRAM initialization value set up in DDR\_DATA\_INIT
- If it does not, verify the DDR settings once again, using a tool such as QCS
- If issues persist, verify that the LAW, TLB settings and DDR settings match


```
#####
# DDR Controller Setup

# DDR_SDRAM_CFG
mem [CCSR_ADDR 0x8110] = 0x47040008
# CS0_BNDS
mem [CCSR_ADDR 0x8000] = 0x0000007F
# CS1_BNDS
mem [CCSR_ADDR 0x8008] = 0x00000000
# CS0_CONFIG
mem [CCSR_ADDR 0x8080] = 0x80014302
# CS1_CONFIG
mem [CCSR_ADDR 0x8084] = 0x00000000
# CS0_CONFIG_2
mem [CCSR_ADDR 0x80C0] = 0x00000000
# TIMING_CFG_0
mem [CCSR_ADDR 0x8104] = 0x00330104
# TIMING_CFG_1
mem [CCSR_ADDR 0x8108] = 0x98911a15
# TIMING_CFG_2
mem [CCSR_ADDR 0x810C] = 0x0138b0d4
#mem [CCSR_ADDR 0x810C] = 0x0038a0d4
# TIMING_CFG_3
mem [CCSR_ADDR 0x8100] = 0x010c1000
# DDR_SDRAM_CFG_2
mem [CCSR_ADDR 0x8114] = 0x24000012
# DDR_SDRAM_MODE
mem [CCSR_ADDR 0x8118] = 0x00061650
# DDR_SDRAM_MODE_2
mem [CCSR_ADDR 0x811C] = 0x00100000
# DDR_SDRAM_INTERVAL
mem [CCSR_ADDR 0x8124] = 0x144e0513
# DDR_DATA_INIT
mem [CCSR_ADDR 0x8128] = 0xDEADBEEF
# DDR_SDRAM_CLK_CNTL
mem [CCSR_ADDR 0x8130] = 0x02000000
# DDR_INIT_ADDR
mem [CCSR_ADDR 0x8148] = 0x00000000
# DDR_INIT_EXT_ADDRESS
mem [CCSR_ADDR 0x814C] = 0x00000000
# TIMING_CFG_4
mem [CCSR_ADDR 0x8160] = 0x00000001
# TIMING_CFG_5
mem [CCSR_ADDR 0x8164] = 0x03401400
# DDR_ZQ_CNTL
mem [CCSR_ADDR 0x8170] = 0x89080600
# DDR_INIT_OVERRIDE
```



# Memory Tests

- Once DDR appears to yield the value set up in DDR\_DATA\_INIT and writes appear sticky, it's possible to use CodeWarrior's built-in memory tests to further test DDR
- Memory tests are set up in a similar fashion to a flash programming task
- Under the Target Tasks view, create a new task (plus icon)
- This time, select Hardware Diagnostic as the Task Type



# Memory Tests (continued)

- Within the target task, select Memory Test for Action Type
- Target address should be the start of your DDR area
- Tests can be directed from the host PC, through JTAG
- This is slow, but doesn't require any additional memory on the system to run
- For faster operation, it's possible to set up a 2<sup>nd</sup> memory (such as an internal SRAM) for the algorithm to run directly on the target processor

Hardware Diagnostics Action

**Action Type**  
Select the type of action you want to perform

Memory read/write
  Scope loop
  Memory Test

**Memory Access**  
Set the access parameters for memory accesses. These parameters are used for all types of diagnostic actions.

Target Address: 0x 0

Access Type:  Read  Write  
 Write Options: Value: 0x 67  Verify Memory Writes  
 Access Size:  1 Byte  2 Bytes  4 Bytes

**Loop Speed**  
Set the speed used for the scope loop diagnostic (Value from 0 to 1000 in milliseconds)

900

**Memory Tests**  
Select options for memory tests to be run on the target.

Test Area Size: 0x 00000000

Number of passes: 1

Tests To Run:  Walking 1's  Bus Noise  Address  
 Use Target CPU  
 Download algorithm to address: 0x :00000000

## Memory Tests (continued)

- Save the target task. And then run it as if you were running the flash programmer
  - The memory test runs the tests selected on the target memory
  - Note that running this host-based is very slow, and in order to get results in a reasonable amount of time, only a limited size should be tested
- In order to run the tests directly on the target CPU, we can combine the two initialization files we previously used to initialize DDR at address 0x00000000, while also initializing internal SRAM at address 0xC0000000

# Memory Tests (continued)

Example of setting up the internal CPC SRAM at address 0xC0000000

```
#####
# configure internal CPC as SRAM at 0xc0000000

# CPC1 - 0x01_0000
# CPC2 - 0x01_1000

#CPCCSR0
#0  0  00 0000 00 1  0   0000 0000 1   1 00 0000 0000
#DIS ECCdis      FI           FL LFC
#1                1           1  0

#flush
mem [CCSR_ADDR 0x010000] = 0x00200C00
#enable
mem [CCSR_ADDR 0x010000] = 0x80200800

#CPCEWCR0 - disable stashing
mem [CCSR_ADDR 0x010010] = 0x00000000

#CPCSRCR1 - SRBARU=0
mem [CCSR_ADDR 0x010100] = 0x00000000

#CPCSRCR0 - SRBARL=0, INTLVEN=0, SRAMSZ=4(16ways), SRAMEN=1
mem [CCSR_ADDR 0x010104] = 0xc0000009

#CPCERRDIS
mem [CCSR_ADDR 0x010E44] = 0x00000080
```

Note that a LAW and TLB entry are still needed for this SRAM, in addition to the LAW and TLB entry needed for the DDR



# Memory Tests (continued)

- It is now possible to run the DDR Memory tests directly on the target CPU
- The algorithm runs out of internal SRAM, located at address 0xC0000000, and test DDR memory at address 0x0

**Hardware Diagnostics Action**

**Action Type**  
Select the type of action you want to perform

Memory read/write     
  Scope loop     
  Memory Test

**Memory Access**  
Set the access parameters for memory accesses. These parameters are used for all types of diagnostic actions.

Target Address: 0x

**Access Type**  
 Read  
 Write

**Write Options**  
 Value: 0x   
 Verify Memory Writes

**Access Size**  
 1 Byte  
 2 Bytes  
 4 Bytes

**Loop Speed**  
Set the speed used for the scope loop diagnostic (Value from 0 to 1000 in milliseconds)

< >

**Memory Tests**  
Select options for memory tests to be run on the target

Test Area Size: 0x      
 Number of passes:

**Tests To Run**  
 Walking 1's  
 Bus Noise  
 Address

Use Target CPU  
 Download algorithm to address: 0x

## Summery

- At this stage you now have a board that can:
  - Connected to SW debug tool to read and write internal registers
  - Boot from Flash
  - Reliably Read/Write DDR
- And are ready for Software team to load boot loader and start software development

# Introducing The QorIQ LS2 Family

**Breakthrough, software-defined approach to advance the world's new virtualized networks**

## **New, high-performance architecture built with ease-of-use in mind**

Groundbreaking, flexible architecture that abstracts hardware complexity and enables customers to focus their resources on innovation at the application level

## **Optimized for software-defined networking applications**

Balanced integration of CPU performance with network I/O and C-programmable datapath acceleration that is right-sized (power/performance/cost) to deliver advanced SoC technology for the SDN era

## **Extending the industry's broadest portfolio of 64-bit multicore SoCs**


Built on the ARM® Cortex®-A57 architecture with integrated L2 switch enabling interconnect and peripherals to provide a complete system-on-chip solution

# NXP QorIQ LS2 Family

## Key Features



**SDN/NFV  
Switching**



**Data  
Center**



**Wireless  
Access**

Unprecedented performance and ease of use for smarter, more capable networks

### High performance cores with leading interconnect and memory bandwidth

- 8x ARM Cortex-A57 cores, 2.0GHz, 4MB L2 cache, w Neon SIMD
- 1MB L3 platform cache w/ECC
- 2x 64b DDR4 up to 2.4GT/s

### A high performance datapath designed with software developers in mind

- New datapath hardware and abstracted acceleration that is called via standard Linux objects
- 40 Gbps Packet processing performance with 20Gbps acceleration (crypto, Pattern Match/RegEx, Data Compression)
- Management complex provides all init/setup/teardown tasks

### Leading network I/O integration

- 8x1/10GbE + 8x1G, MACSec on up to 4x 1/10GbE
- Integrated L2 switching capability for cost savings
- 4 PCIe Gen3 controllers, 1 with SR-IOV support
- 2 x SATA 3.0, 2 x USB 3.0 with PHY



# See the LS2 Family First in the Tech Lab!



## 4 new demos built on QorIQ LS2 processors:



Performance Analysis Made Easy



Leave the Packet Processing To Us



Combining Ease of Use with Performance



Tools for Every Step of Your Design





[www.Freescale.com](http://www.Freescale.com)