



Family 2 SCM-i.MX 6SX (13mm x 13mm)

Available
BETA



i.MX6SX Apps Processor

47 Discrete components

PF0100 PMIC

PoP Memory options:

- 512MB, 1GB LPDDR2
- ePoP (512MB LPDDR@ + 4GB eMMC)

0.75mm Ball pitch (diagonal array)

BSP released

Enabled for Linux

LPDDR2 - 168 FBGA
512 MB LPDDR2/ 1 GB LPDDR2 / ePoP - 0.5GB LPDDR2 + 4GB eMMC

SCM-i.MX6 SoloX

System Control
Secure JTAG
PLL Osc
Clock & Reset
Smart DMA
IOMUX
Timer x3
PWM x8
Watch Dog x3
RDC

CPU1 Platform	
Cortex-A9	
32KB I-cache	32KB D-cache
NEON	PTM
256KB L2-cache	

Connectivity
MMC 4.4 / SD 3.0 x3
UART x6
I ² C x 4, SPI x5
USB2 OTG & PHY
USB2 Host & PHY
1Gb Ethernet
ESAI, I ² S/SSI x5
S/PDIF Tx/Rx
2 x FlexCAN
GPIO, Keypad
MLB25/50*
1x PCIe 2.0 (x1 lane)*

CPU2 Platform	
Cortex-M4, MPU, FPU	
16KB I-cache	16KB D-cache
64KB TCM	

Security
RNG
TrustZone
Ciphers
Security Ctrl
Secure RTC
eFuses

Multimedia	
Hardware Graphics Accelerators	
3D	2D
PXP	
CSC	Rotate
Combine	Gamma Mapping
Audio	
ASRC	

External Memory
NAND (BCH62)
16-bit NOR
2x DDR Quad SPI
LPDDR2 x32

Display and Camera Interface
24-bit RGB
1ch LVDS
2x 20-bit CSI*


ADC
8ch 12-bit ADC*

Power Management - MMPF0100		
SW1AB	SW1C*	SW2
SW3AB	SW4*	SWBST
VGEN1*	VGEN2*	VGEN3
VGEN4	VGEN5*	VGEN6

* These features are either unavailable or reduced in functionality on the 265BGA.



SCM-i.MX 6SX Evaluation Board (Similar to i.MX 6SX Sabre board)



- Software and Hardware collateral available for the customer to begin development.
 - Datasheet, fact sheet, SW users guide, Linux SW patch release (beta)
 - www.nxp.com/go/scm
 - Software Enablement
 - Linux (3.14.x kernel) beta release

EVB-SCMIMX6SX

* Camera secured by the customer





SECURE CONNECTIONS
FOR A SMARTER WORLD

ATTRIBUTION STATEMENT

NXP, the NXP logo, NXP SECURE CONNECTIONS FOR A SMARTER WORLD, CoolFlux, EMBRACE, GREENCHIP, HITAG, I2C BUS, ICODE, JCOP, LIFE VIBES, MIFARE, MIFARE Classic, MIFARE DESFire, MIFARE Plus, MIFARE Flex, MANTIS, MIFARE ULTRALIGHT, MIFARE4MOBILE, MIGLO, NTAG, ROADLINK, SMARTLX, SMARTMX, STARPLUG, TOPFET, TrenchMOS, UCODE, Freescale, the Freescale logo, AltiVec, C 5, CodeTEST, CodeWarrior, ColdFire, ColdFire+, C Ware, the Energy Efficient Solutions logo, Kinetis, Layerscape, MagniV, mobileGT, PEG, PowerQUICC, Processor Expert, QorIQ, QorIQ Qonverge, Ready Play, SafeAssure, the SafeAssure logo, StarCore, Symphony, VortiQa, Vybrid, Airfast, BeeKit, BeeStack, CoreNet, Flexis, MXC, Platform in a Package, QUICC Engine, SMARTMOS, Tower, TurboLink, and UMEMS are trademarks of NXP B.V. All other product or service names are the property of their respective owners. ARM, AMBA, ARM Powered, Artisan, Cortex, Jazelle, Keil, SecurCore, Thumb, TrustZone, and μ Vision are registered trademarks of ARM Limited (or its subsidiaries) in the EU and/or elsewhere. ARM7, ARM9, ARM11, big.LITTLE, CoreLink, CoreSight, DesignStart, Mali, mbed, NEON, POP, Sensinode, Socrates, ULINK and Versatile are trademarks of ARM Limited (or its subsidiaries) in the EU and/or elsewhere. All rights reserved. Oracle and Java are registered trademarks of Oracle and/or its affiliates. The Power Architecture and Power.org word marks and the Power and Power.org logos and related marks are trademarks and service marks licensed by Power.org. © 2015–2016 NXP B.V. NXP Semiconductors is licensed by EPIC Technologies Inc. to make and sell packages that include Epic's "Chips First" technology and related patents.

