S32K142EVB-Q100

C U S T O M E R E V B

Table of Contents

Revisions

Rev	Description	Designer	Date	Approved
X1	Draft	J.Sanchez		
C		J.Sanchez	11/09/17	
D	Final Release	J.Sanchez	18/09/17	

C A U T I O N :

This schematic is provided for reference purposes only. As such, NXP does not make any warranty, implied or otherwise, as to the suitability of circuit design or component selection (type or value) used in these schematics for hardware design using the NXP S32K family of Microprocessors. Customers using any part of these schematics as a basis for hardware design, do so at their own risk and Freescale does not assume any liability for such a hardware design.

3 Different test points used in design:

TPVx - Through Hole Pad small

TPHx - Through Hile Pad Large (for standard 0.1" header). Also used on IO Matrix (IOMx)

TPX - Surface Mount Wire Loop



Notes:

- All components and board processes are to be ROHS compliant
- All connectors and headers are denoted Jx/Px and are 2.54mm pitch unless otherwise stated
- All jumpers are denoted Jx. Jumpers are 2mm pitch
- Jumper default positions are shown in the schematics. For 3 way jumpers, default is always posn 1-2.
  2 Pin jumpers generally have the "source" on pin 1.
- All switches are denoted SWx
- All test points (SMT wire loop style) are denoted TPx
- Test point Vias (just through hole pads) are denoted TPVx

Signals (ports) have not been routed via busses as this makes it harder to determine where each signal goes.

User notes are given throughtout the schematics.

Specific PCB LAYOUT notes are detailed in ITALICS

Automotive Product Group
6501 William Cannon Drive West
Austin, TX 78735-8598

ICAP Classification: CP: ____ IUO: ____ PUBI: _X__

Designer: Jesus Sanchez	Drawing Title: **S32K142EVB-Q100**		
Drawn by: Jesus Sanchez	Page Title: **TITLE PAGE**		
Approved: Ricardo Olivares	Size B	Document Number SCH-29701 PDF: SPF-29701	Rev D
	Date: Friday, September 29, 2017	Sheet 1 of 6	

1. Unless Otherwise Specified:
   All resistors are in ohms, 1% and 5 %
   All capacitors are in uF, 10% , 20 % and 5%
   All voltages are DC
   All polarized capacitors are aluminum electrolytic

2. Interrupted lines coded with the same letter or letter combinations are electrically connected.

3. Device type number is for reference only. The number varies with the manufacturer.

4. Special signal usage:
   _B Denotes - Active-Low Signal
   <> or [] Denotes - Vectored Signals

5. Interpret diagram in accordance with American National Standards Institute specifications, current revision, with the exception of logic block symbology.

ICAP Classification: CP: ___ IUO: ____ PUBI: _X___

Drawing Title:

S32K142EVB-Q100

Page Title:

Notes and Block Diagram

Size	Document Number	Rev
B	SCH-29701 PDF: SPF-29701	D

Date: Friday, September 29, 2017 Sheet 2 of 6







ICAP Classification:	CP: ___	IUO:	PURI: X
Drawing Title:	S32K142EVB-Q100		
Page Title:	S32K14X MCU		
Size: D	Document Number: SCH-29701 PDF: SPF-29701		Rev: D
Date: Thursday, March 01, 2018	Sheet 3 of 6		

OpenSDA Interface



ICAP Classification: CP: ___ IUO: PURI: X___
Drawing Title: S32K142EVB-Q100
Page Title: OpenSDA interface
Size D | Document Number SCH-29701 PDF: SPF-29701 | Rev D
Date: Friday, September 29, 2017 | Sheet 4 of 6

3.3V LDO Power Supply



Dual supply translating transceiver; open drain; auto direction sensing



LIN Physical Layer



MCU Power Supply – Jumper Selection



MCU Current Measurement



ICAP Classification:	CP: ___ IUO: ___ PUBI: _X__
Drawing Title:	S32K142EVB-Q100
Page Title:	Power Supply/SWD/Reset
Size: C	Document Number: SCH-29701 PDF: SPF-29701 — Rev: D
Date: Friday, September 29, 2017	Sheet 5 of 6











ICAP Classification: CP: ___ IUO: ____ PUBI: _X__		
Drawing Title: S32K142EVB-Q100		
Page Title: I/O Headers		
Size C	Document Number SCH-29701 PDF: SPF-29701	Rev D
Date: Friday, September 29, 2017	Sheet 6 of 6	