

i.MX6 SMART DEVICE SYSTEM

MCIMX6DL-SDP

Smart Device System Block Diagram




Table of Content

Page 1	TITLE PAGE
Page 2	CPU POWER
Page 3	CPU SIGNAL
Page 4	DDR3 MEMORY
Page 5	eMMC, SPI NOR FLASH
Page 6	SD CARD, SATA
Page 7	LVDS, HDMI
Page 8	CAMERA, EXP PORT
Page 9	EPCD EXP PORTS
Page 10	AUDIO
Page 11	USB
Page 12	ETHERNET
Page 13	JTAG, DEBUG
Page 14	SENSORS
Page 15	AUX SDIO CONN, CAN
Page 16	mPCIe CONN
Page 17	GPS MODULE
Page 18	BATTERY CHARGER
Page 19	PF0100 PMIC
Page 20	BOOT SELECT
Page 21	AUX VOLT REG
Page 22	COMM CHANNEL STEERING
Page 23	BUILD OPTION TABLES
Page 24	PIN MUX TABLE
Page 25	TEMPORARY DEVIATIONS

GENERAL DESIGN NOTES


- Unless Otherwise Specified:
 - All resistors are in ohms, 5%, 1/16 Watt
 - All capacitors are in uF, 20%, 50V
 - All voltages are DC
 - All polarized capacitors are Tantalum
- Critical components that require tolerances tighter than listed in Note 1 are labeled with required tolerance on schematic. Non-critical components may be filled with tighter tolerance parts for BOM consolidation purposes, but may be changed to meet the general tolerances of Note 1 if desired.
- Interrupted lines coded with the same letter or letter combinations are electrically connected.
- Device type number is for reference only. The number varies with the manufacturer.
- Special signal usage:
 - _B or 'n' Denotes - Active-Low Signal
 - <> or [] Denotes - Vectored Signals
- Interpret diagram in accordance with American National Standards Institute specifications, current revision, with the exception of logic block symbology.


AC ADAPTER SPECIFICATIONS

DC Voltage Output: 5VDC
 Current Output: ~ 5A (depending on application)
 Polarity: 
 Inner Diameter: 2.1mm
 Outer Diameter: 5.5mm


Revision History

Rev. Code	Date	Description
X1	11/02/2011	Rev X1 Draft
A	12/15/2011	Release to Prototype Phase
AX1	02/09/12	Draft Rev B Respin: - Changed Audio CODEC to WM8962 per Marketing Request. - Removed two digital microphones. Changed mics to Wolfson WM2730 per Marketing. - Connected NVCC_JTAG rail to GEN_3V3. - Added PFET Switch to SMBST supply to isolate it from System power. - Changed HDMI Media guard to CW2030 IC to correct I2C HDMI issue. - Changed voltage sides on U9 level shifter. - Changed SW4 to 3.15V output. Moved audio 1.8V to GEN_1V8. - Changed camera IVS supply to VGEN2, other IVS loads moved to VGEN1. - Added isolation PFETs to Audio voltage supplies. - Switched USB_OTG_ID to pin ENET_RX_ER, USBOTG_OC to pin EIM2 and USBH1_OC to pin EIM_D30 to match pinmux functionality. - Added parallel termination resistors to PCIe differential clock traces. - Added next generation DEVSLP option for SATA connection. - Moved DISPO_PWR_EN to NANDP_WP_B to correct pull up voltage issue. - Deleted auxiliary 3.15V voltage regulator. - Designated several capacitors on processor core power rails as DNP. Validation proved unnecessary. - Moved I2C3 SDA from GP10_16. This pin must be unconnected for Ethernet 1588 (time stamp) functionality to work. - Added shield ground pins to LVDS connectors. - Changed external speaker capacitors to higher voltage rating. - Changed external regulator to supply 3.0V power to VGENVS. - Changed PF0100 microprocessor program circuit to DNP. - Added 5V supply to LCD expansion headers. - Connected HPOUTFB directly to Audio GND. - Connected VDDOT to ground to boot PMIC from program settings. - Added isolation to prevent back powering board from USB when no battery present. - Back annotated Schematic to Layout. REFDES may have changed from Rev A. - Populated optional "PWRON" button circuit for use with Android. - Removed write protect on NOR Flash. - Removed LC filter circuit from external speakers. - Added an additional 2 100uF capacitors to MPCIE_3V3 next to connector. - Updated Power Rail, IOMUX, and Configuration Tables.
B	02/17/12	Release to Production
B1	04/11/12	Release to Production - Depopulated Q512 because of schematic error. - Cut trace to U12 pin 5 to prevent false USB plug in detects. - Added schematic page to detail applicable board TDAs that affect Rev B boards. - Populating CAN components U517 and U518 per Marketing Request. - Added resistor RX1 across pads for C56 to improve 24MHz clock stability. - Pull up resistors R629 and R639 have been changed to DNP. - R30 is DNP to support T01.0 issue on i.MX6 DualLite Silicon.
B2	05/04/12	- Changed Marketing part number to MCIMX6DL-SDP - Changed R7, R12 and R585 to DNP - Changed C540 to "POPULATED" - Added notes that the SATA interface does not exist on the i.MX6 DualLite version of the i.MX6 Processor Family.
B3	05/25/12	- Changed DDR3 Memory to new 1.35V capable memory MT41K128M16JT. - Changed R183 and R189 to 3.17k pull ups to bring I2C rise time into specification. - Removed buffers U500 and U520 from digital microphone data outputs. - A note is added to show required hand wire modification.
B4	07/18/12	- The Battery Charge Done LED is disconnected and R522 is depopulated. - New parts RX2, CX1 and UX1 are added. Traces show required hand modifications. - Optional Power On Circuit has been disabled and U511 and R578 are now DNP. A new Diode DX1 has been added to allow EIM_D29 to sense a button press. - RESET button SW2 now connects to the PWRON pin of the PMIC. - Added 10K pull down resistor RX3 to SDCKE0 trace. - SIM Card Connector CON1 is now populated by default. - Battery Connector Header CON3 is now populated by default. - Changed resistors R174 and R176 and to depopulated by default. - LVDS0 EDID will not be connected to I2C2 channel unless needed.
B5	09/25/12	- Changed U1 to i.MX 6 T01.2 processor. - Changed C68 and C612 to DNP. - Populated C682 and C716 with 22uF capacitors.
C1	10/01/12	- All hand wire changes made in Revision B4 are now formally made in the netlist and the layout files. - Q512 is changed to populated. - Optional Start Up circuit has been modified. - PMIC Programming Micro-Processor is removed. - CX1 capacitor is changed to C504 - DX1 diode is changed to D4 - RX1 resistor changed to R216 - RX2 resistor changed to R19 - RX3 resistor changed to R635 - UX1 buffer changed to U507 - Add DNP pins to U13 buffer for USB_OTG_PWR_EN. - Buffer now powered from GEN_3V3. - FA_ANA and VDD_FA signals now connected to ground. - Added resistor options to EIM_DAV trace to EPD connector. - Connected EIM_D39 to EPDC connector J508 to supply SDCS5 if needed. - Optional LDO U9 is now depopulated. - Added Connector J13 to support BT from SDIO Card through DNP resistors. - Added GPIO control of Battery Charge Enable pins through DNP resistor. - Changed C594 to 0.22uF - Changed C31 to 47uF. - Added C555 as second 22uF capacitor in parallel with C546. - Changed C561, C562, C586 and C596 to 0.47uF. - Added additional 47uF bulk capacitor C769 to SD2 socket VDD supply. - Added option to route HDMI DDC comms separate from I2C2 comms channel. - C597 populated to provide de-bounce to RESET circuit. - Depopulated C68, C612. Populated C682, C716 closer to pins. - Depopulated C39, C606, C607, C608, C609, C610, C673 and C681. - Added DNP R302 to provide alternate 5V supply path to USB_H1_VBUS. - Added DNP R632 to provide alternate gating of PMIC 5V source (tied to VDDSDC). - Added DNP L25 and L26 to provide alternate 2.8V supply path to camera modules. - Added test pads to LVDS third data lanes to support testing with will 24-bit panels. - Changed capacitors C6 and C7 to Zero Ohm resistors. - Changed Battery Charge ICs U502 and U503 to MAX8903c version.
C2	11/09/12	- Moved Ferrite Beads L10 and L17 to pads for L25 and L26. - Camera Analog Voltage supply moved to VGEN3. - Added notes for 24MHz crystal and USB layout design. - Changed R17, R21, R25, R27, R68, R85, R582, and R660 to 1% resistors due to lead time availability issues.
C3	02/20/13	- Changed BT500 Battery Holder to new manufacturer due to parts availability. - Changed R17, R21, R25, R27, R68, R85, R582, and R660 to 0.5% resistors due to parts availability. - Changed R97 and R106 pull up resistors to 4.7 Ohm. - Changed R19 pull up resistor to 10K Ohm.
C4	04/02/13	- DNP BH1, BH2 Standoffs. - Changed U8 part number to Programmed part MMPF0100F0ZES - Changed R17, R21, R25, R27, R68, R85, R582, and R660 to 1% resistors due to lead time availability issues.
C5	02/16/15	- Updated Manufacturing numbers for U8, U512, U519

		Multimedia Application Division, Wireless & Mobile System Group	
This document contains information proprietary to Freescale Semiconductor and shall not be used for engineering design, procurement or manufacture in whole or in part without the express written permission of Freescale Semiconductor.			
Designer: Mark Middleton	Drawing No: MCIMX6DL-SMART DEVICE PLATFORM	Page Title: TITLE PAGE	Rev CS
Approved: <Approver>	Size D	Document Number SOURCE-SCH-27417 PDF-SFF-27417	Rev CS
Date: Monday, February 16, 2015		Sheet 1 of 25	




NOTE:
Diode D10 is required to correct a problem on a small number of i.MX6 DualLite parts in which VDDSNVS does not come up when VDDHIGH_IN is applied. A similar problem was corrected on i.MX6Q T01.2 processors. The diode is left populated for similarity across the Smart Device family of boards.




NOTE:
The VDDARM_CAP and VDDARM23_CAP rails have been optimized for use with the i.MX 6 Quad and i.MX 6 DualLite processors. To achieve the lowest power mode (preventing internal leakage) when using the i.MX 6 Dual and the i.MX 6 SoloLite processors, VDDARM_CAP should be split from VDDARM23_CAP and the VDDARM23_CAP pins should be connected to ground. This can be done on a single board configured for use with all four processors by placing a zero Ohm resistor between the VDDARM_CAP and VDDARM23_CAP rails (in place of the straight net connection). To use the Board with different processors, populate the resistor when using Quad and DualLite processors and depopulate resistor when using Dual and SoloLite processors. When using Dual and SoloLite processors, depopulate the capacitors attached to VDDARM23_CAP pins and replace one of the capacitors with a zero Ohm resistor to short pins to ground. The configuration in this schematic will work with all four processors, but will not result in the most power optimized configuration for the i.MX 6 Dual and Solo processors.

LAYOUT NOTE:
It is critical that the bulk and decoupling capacitors placed on the VDDARM_CAP, VDDARM23_CAP, VDDSOC_CAP and VDDPU rails be placed directly underneath the processors. Development testing has shown that proper placement of the capacitors can reduce ripple on the voltage rails by as much as 50% compared to placing capacitors outside the physical boundaries of the processor. These will result in more stable processor operations.




NOTE:
Freescale has validated two difference sets of decoupling capacitors and board layouts for use with the i.MX 6 processor. The customer is free to choose the desired decoupling scheme. This scheme uses fewer components. The alternate scheme can be found on the ARD board. Refer to SCH-27142 and LAY-27142.

Extra Bulk Capacitors




NOTE:
In early designs of the Smart Device board, these bulk capacitors were used. After testing of the board, it was found that these capacitors could be removed with no effect. This reduces the capacitive loading on the internal processor LDOs. The components/footprints have been left in place in the event that future applications and/or software changes show that these capacitors are needed.




Depopulate R121, R123, R133, R138, R139, R167, R168, and R627 when using E-BOOK Card in 16-bit Data Mode.

SECURE HDMI COMMUNICATIONS

NOTE:
To configure SD board to run in Secure HDMI mode:
1) Depopulate R153 and R154 (schematic page 22). This removes HDMI comms channel from I2C2.
2) Populated R218 and R219.
3) This connects HDMI comms to DDC capable pins. Depopulate R168.
4) This deconflicts HDMI comms from the compass interrupt.
5) Populate R217 to connect COMP_INT to processor. This connects COMP_INT to a different GPIO pin. R167 may be left populated or depopulated as desired.



Note: The SATA interface on the i.MX6 DualLite Processor is disabled. These pins have been disabled. This block has been left in only to provide continuity with other Smart Devices that use the same PCB.




Refer to build options table for assembly options on muxed signal resistors.




Note:
1) R216 is required to correct a known 24MHz slow starting issue present on some i.MX 6 part. Please refer to the i.MX 6 Processor Errata, issue # ERR003745 for more details.
2) Per bulletin EB830, the i.MX6 processor may drive the 24 MHz crystal up to 250 uW. Freescale recommends following the guidelines contained in the bulletin.
The HW Developer Guide contains additional information.

!NVCC_LVDS2P5 also powers on-chip DDR I/O predrivers, and must be powered whether LVDS is used or not.




Extra Bulk Capacitors



NOTE:
In early designs of the Smart Device board, these bulk capacitors were used. After testing of the board, it was found that these capacitors could be removed with no effect. This reduces the capacitive loading on the internal processor LDOs. The components/footprints have been left in place in the event that future applications and/or software changes show that these capacitors are needed.



**1 GByte
DDR3**



NOTE 1:
Using bit swapping for DATA bus to allow easy pcb routing.

When using data bit swapping the low order bit of each byte must reside at bit 0 of the byte. The remaining 7 data bits can be swapped freely. This restriction is for write leveling calibration.
Example D0 to D0 or D0 to D8, and D1-7 can be swapped.

When swapping byte lanes on 16-bit memories, remember to move the DQmX, DQSx, and DQSx_B signals for that byte lane.

NOTE 2:
Pull down resistor RX3 is added to trace SDCKE0 in Rev B4 by soldering to an existing open via. Change will be made permanent in layout with the Rev C board.

freescale

ICAP Classification: FCP: FIUC: PUBI: X

Drawing Title: **MCIMX6DL-SMART DEVICE PLATFORM**


Page Title: **DDR3 MEMORY**

Size C Document Number SOURCE: SCH-27417 PDF: SPF-27417 Rev C5

Date: Monday, February 16, 2015 Sheet 4 of 25


8GB eMMC MEMORY

4MB SPI NOR FLASH



Layout:
50ohm, SD singals(SD_DATAx, SD_CMD, SD_CLK) control.


NOTE:
RST_B pin is not enabled by default. It must be turned on by software. Therefore, part with RST_B pin can be used in existing designs that do not connect this pin.



ICAP Classification: FCP: _____ FIUO: _____ PUBI: X
 Drawing Title: **MCIMX6DL-SMART DEVICE PLATFORM**
 Page Title: **eMMC, SPI NOR FLASH**

Size C	Document Number SOURCE: SCH-27417 PDF: SPF-27417	Rev C5
Date: Monday, February 16, 2015	Sheet 5 of 25	


SD CARD SOCKET



Layout:
50ohm, SD signals(SD_DATAx, SD_CMD, SD_CLK) length equal


SATA CONNECTOR

NOTE:
The new SATA specification retires the 3V3 pins as they were not being used by regular sized SATA devices. Pin 3 was repurposed to a device sleep functionality available in next generation SATA devices. Latest specification also recommends tying Pins 1 and 2 together, but leave floating.




Layout:
1. 100ohm diff pairs, length equal
2. Mount these capacitors very close to the connector J506.

hard drive standoff




Note: The SATA interface on the i.MX6 DualLite Processor is disabled. These parts have been populated only to provide continuity with other Smart Devices that use the same PCB, and simplify manufacturing both MCIMX6Q-SDP and MCIMX6DL-SDP boards on the same manufacturing line.

LVDS



Place L515, L516, L517 and L518 CMCs close to J403 connector.

LVDS0




Layout: LVDS 100 ohm differential pairs

Place L511, L512, L513 and L514 CMCs close to J402 connector.

LVDS1

HDMI



Layout: HDMI 100 ohm differential pairs


NOTE:
When using HDMI, I2C2 bus is limited to 100 kHz to read EDID values due to HDMI standards. I2C2 bus speed should be limited to 100 kHz whenever Hot Plug Detect is high.

LVDS Connector notes:
Pin 1: This pin is the Display Enable pin. It is used to Enable/Disable the HannStar display.
Pin 5: This pin is the Display Brightness control. It provides a PWM signal to the display to increase/decrease display brightness depending on PWM duty cycle. This signal is shared by all displays, so all displays will change brightness together.


freescale
 ICAP Classification: FCP: FILQ: PUBI: X
 Drawing Title: **MCIMX6DL-SMART DEVICE PLATFORM**
 Page Title: **LVDS, HDMI**
 Size C Document Number SOURCE: SCH-27417 PDF: SPF-27417 Rev C5
 Date: Monday, February 16, 2015 Sheet 7 of 25

CSI CMOS Sensor OV5642 5M Pixel

Place R180 close to connector J9 to in the event
a reflected signal from camera needs to be suppressed.




MIPI DISPLAY EXP PORT




MIPI Connector

NOTE:
The Camera Analog Power supply has been moved to VGEN3. Freescale SW will program VGEN3 to operate at 2.8V. L25 and L26 are now populated and L10 and L17 are depopulated. See the Freescale HW User Guide for the Smart Device board for details (to be published 4Q12).




MIPI CMOS Sensor OV5640 5M Pixel




Layout: 100 ohm differential pairs


DISPO Expansion Connector



For MX60 EPD









Touch Panel decoder, Analog to Digital converter.



freescale

ICAP Classification: FCP: _____ FIUC: _____ PUBI: X
 Drawing Title: **MCIMX6DL-SMART DEVICE PLATFORM**
 Page Title: **EPDC EXP PORTS**
 Size: C Document Number: SOURCE: SCH-27417 PDF: SPF-27417 Rev: C5
 Date: Monday, February 16, 2015 Sheet 9 of 25




NOTE:
On Rev B4 boards, buffers U500 and U520 are removed, and a wire is added by hand connecting pins 2 and 4 together. On Rev C boards, the layout will be modified to remove the hand rework.

NOTE:
MECHPAD trace is for mechanical hold down tabs only. There is no shield ground on this plastic connector.

freescale

ICAP Classification: FCP: _____ FIUQ: _____ PUBI: X
 Drawing Title: **MCIMX6DL-SMART DEVICE PLATFORM**
 Page Title: **AUDIO**

Size C	Document Number	Rev C5
	SOURCE: SCH-27417 PDF: SPF-27417	
Date:	Monday, February 16, 2015	Sheet 10 of 25



NOTE:
 Due to placement requirements on the SABRE SD board set, layout routing for the USB_OTG_DP and USB_OTG_DN traces are sub-optimal. It is recommended that customers consider using the USB layout on the Freescale i.MX6 SABRE AI board as a better example of proper USB trace routing.

Layout: 90ohm differential pairs

ESD Protection


Cut Trace on Rev B1 Boards

- NOTES:
- R103 populated in A position to prevent USB_5V path to battery charge ICs when no batteries are attached. To enable charging batteries from USB, move resistor from Position A to Position B.

TRUTH TABLE
 OTG_VBUS INPUT TO BATTERY CHARGERS

USB_OTG_PWR_EN	OTG_PWR_ON	OTG_PWR_ON_B	OTG_VBUS_CHGR
LOW	HIGH	LOW	POWERED
HIGH	LOW	HIGH	NOT POWERED

NOTE:
 On all three pad resistor options, resistors are to be initially populated on pads 1 - 2 (Option A). Users may move resistors from their default locations as needed.



To Processor I/O supply
Alternate power source for processor I/O

NOTE:
Solder short normally connects NVCC_RGMII to ETH_VDDIO.
To connect NVCC_RGMII to VGEN1_1V5, cut the trace between pads 1 - 2 and solder a 0 Ohm resistor between pads 2 - 3.

Layout: High speed data lines : 50 ohms
Place R634 near the AR8031 PHY.

Layout: 100 ohm differential pairs

EMI Filter Reserved
470pF are for LED


NOTE:
Place R626 close to Ethernet PHY.

Place LED D11 near LED for pins 11 - 12 of RJ-45 connector.
Orange LED indicates 1000 speed.

Power-on Strapping Pins

MODE2[3:0]


- (Default assemble: 0000)
- 1100 BaseT, RMII1;
- 1101 BaseT, RMII2;
- 1110 100X, RGMII, 75OHMS;
- 1111 100X, TRANS, 75OHMS;
- 0000 BaseT, RGMII;
- 0001 BaseT, SGMII;
- 0010 1000X, RGMII, 50OHMS;
- 0011 1000X, RGMII, 75OHMS;
- 0100 1000X, TRANS, 50OHMS;
- 0101 1000X, TRANS, 75OHMS;
- 0110 100X, RGMII, 50OHMS;
- 0111 100X, TRANS, 50OHMS;
- Others Reserved




ICAP Classification: FCP: _____ FIUC: _____ PUBI: X
 Drawing Title: **MCIMX6DL-SMART DEVICE PLATFORM**
 Page Title: **ETHERNET**
 Size C Document Number SOURCE: SCH-27417 PDF: SPF-27417 Rev C5
 Date: Monday, February 16, 2015 Sheet 12 of 25

DEBUG UART TO USB CONVERSION

Library Revision - A




USB Device Only




Drivers located at:
<http://www.ftdichip.com/Products/ICs/FT232R.htm>


JTAG




Ambient Light Sensor





3-AXIS ACC



Barometer




Digital eCompass




AUX SDIO CARD SOCKET

BLUETOOTH CABLE CONNECTOR



Layout:
50ohm, SD signals(SD_DATAx, SD_CMD, SD_CLK) length equal

Note:
To use J13, populate resistors R209 - R213 and depopulated the SPI NOR FLASH U14. Resistors R214 and R215 should not be populated because both UART outputs (TXDs) have been crossed together and both UART inputs (RXDs) have been crossed together. To make the UART work correctly, solder a jumper wire from R215 pad 1 to R214 pad 2 and from R215 pad 2 to R214 pad 1.




NOTE:
The AUX SDIO CARD SOCKET and the BLUETOOTH CABLE CONNECTOR have been designed and tested specifically for use with the WIFI/BT combo card SX-SDCAN-2830BT. Developed and sold by Silex Technolgy. The developer may need to consult the datasheet of other WIFI solutions for compatibility with this card socket.

NOTE:
Pin 1 of the cable connector on the Smart Device board is opposite Pin 20 of the WIFI/BT module. For the FFC to lie flat, the pin order number needs to be reversed on the schematics.

NOTE:
J13 has been provided for testing the Bluetooth functionality of the SX-SDCAN-2830BT module. This part of the circuit has not yet been tested, which is why the initial boards are being shipped with isolation resistors R209 - R215 depopulated. Until fully tested, the developer assumes responsibility for enabling J13 for testing purposes. See the Freescale HW User Guide for the Smart Device board for details (to be published 4Q12).


OPTIONAL CAN PINOUT



Mini-PCIE



Layout: 100 ohm differential pairs

- 3 PCI_WAKE_B
- 3 CLK1_N
- 3 CLK1_P
- 3 PCI_RXM
- 3 PCI_RXP
- 3 PCI_TXM
- 3 PCI_TXP




Place parallel termination resistors R6 and R8 as close to the mPCIe connector J1 as possible.

NOTE:
 This design assumes a normal loading on the MPCIE_3V3 rail of up to 1A. PF0100 SW2 can supply a maximum of 2A current. If more than 1A loading is desired, the designer must consider other load on the GEN_3V3 rail and depopulate other loads to allow additional loading on the MPCIE_3V3 rail. The MPCIE_1V5 rail is allowed a maximum of 100 mA.



freescale
 ICAP Classification: FCP: _____ FILO: _____ PUBI: X
 Drawing Title: **MCIMX6DL-SMART DEVICE PLATFORM**
 Page Title: **mPCIe CONN**
 Size: C | Document Number: SOURCE: SCH-27417 PDF: SPF-27417 | Rev: C5
 Date: Monday, February 16, 2015 | Sheet: 16 of 25

GPS Receiver




freescale

ICAP Classification: FCP: _____ FILQ: _____ PUBI: X
 Drawing Title: **MCIMX6DL-SMART DEVICE PLATFORM**
 Page Title: **GPS MODULE**

Size C	Document Number SOURCE: SCH-27417 PDF: SPF-27417	Rev C5
Date: Monday, February 16, 2015	Sheet 17 of 25	


OVER VOLTAGE PROTECTION

External Power
5 Vdc




OPTION 1

Note:
Purpose for D502 is to provide voltage drop to lower input voltage below 4.5V maximum voltage level of PF0100 PMIC.



BATTERY 1 CHARGE CIRCUIT

BATTERY 2 CHARGE CIRCUIT




OPTION 2

NOTE:
Battery posts are meant for two, single cell 3.7 Li-ION batteries to be added in parallel.

Note: Populate either Option #1 for the Smart Device Board, or Option #2 for the Smart Device Platform

ICAP Classification: FCP: _____ FIUC: _____ PUBI: X
 Drawing Title: **MCIMX6DL-SMART DEVICE PLATFORM**
 Page Title: **BATTERY CHARGER**
 Size C Document Number SOURCE: SCH-27417 PDF: SPF-27417 Rev C5
 Date: Monday, February 16, 2015 Sheet 18 of 25



Note:
Bulk capacitors on VGEN1-6 are all 4.7uF for BOM consolidation purposes. Freescale recommended guidance for minimum capacitance on VGEN1, VGEN3, VGEN5, VGEN6 is 2.2uF.

Typical Power Requirements					
	Voltage	Power Up Sequence	Current Drawn (mA)	SYS 4V2 Current (mA)	NOTES
SW1A	1.375	1	2155	1001	
SW1B					
SW1C	1.375	2	1590	739	
SW2	3.3	5	653	728	
SW3A	1.5	3	1500	760	
SW3B					
SW4	3.15	6	200	213	
SWBST	5.0	13	300	507	
VGEN1	1.5	9	100	0	Supplied from SW4
VGEN2	1.5	10	250	0	Supplied from SW4
VGEN3	2.8	11	70	66	
VGEN4	1.8	12	310	189	
VGEN5	2.8	10	75	71	See Note on Page 20
VGEN6	3.3	8	160	178	
VSNVS	3.0	0	0.2	0	
VREFDDR	0.75	3	10	3	
Total System Current Requirements:				4454	

SYSTEM POWER RAILS					
Voltage	Rail Name	Block	Generated By	Current Capability (mA)	NOTES
5.0	PMIC_5V	USB	PF0100 SWBST	600	
		LVDS1			
	AUX_5V	HDMI	MAX8815	1000	
		LVDS0			
3.3	GEN_3V3	EMMC	PF0100 SW2	2000	NVCC_LCD NVCC_EIM0/1/2 NVCC_GPIO NVCC_SD2/3 NVCC_NANDF NAND_ITAG
		SD3			
		NOR			
		SATA			
		LVDS			
		HDMI			
		MIPI			
		mPCIe			
		SENSORS			
		VGEN6_3V3			
3.15	AUX_3V15	EXP HDR	PF0100 SW4	1000	Supplies: VGEN1 VGEN2
		TOUCH			
		GPS			
2.8	VDDHIGH_IN	IMX6	PF0100 VGEN5	100	
	VGEN3_2V5	CAMERA	PF0100 VGEN3	100	
2.5	GEN_2V5	SATA	IMX6 VDDHIGH_CAP	TBD	NVCC_MIPI
		HDMI			
		MIPI			
		mPCIe			
1.8	GEN_1V8	AUDIO	PF0100 VGEN4	350	NVCC_SD1 NVCC_CSI
		CAMERA			
		ACC			
1.5	VGEN2_1V5	CAMERA	PF0100VGEN2	250	
		GPS			
	VGEN1_1V5	PF0100 VGEN1	100		
1.375	DDR_1V5	DDR	PF0100 SW3A/B	2500	
	VDDCORE	ARMCORE	PF0100 SW1A/B	2500	
0.75	VREFDDR	DDR	PF0100 VREFDDR	10	

Note:
To turn off board "AUTO ON" feature, depopulate R30 and R31, and populate U509. This feature has not yet been tested.


freescale

ICAP Classification: FCP: _____ FIUC: _____ PUBI: X
Drawing Title: **MCIMX6DL-SMART DEVICE PLATFORM**
Page Title: **PF0100 PMIC**

Size C	Document Number	Rev C5
	SOURCE: SCH-27417 PDF: SPF-27417	
Date: Monday, February 16, 2015	Sheet 19 of 25	

Note:
PMPF0100 Pass1.0 through Pass1.2 are subject to boot issues if power is removed from the board and reapplied within ~ 2 minutes. PMPF0100 Pass2.0 will correct this issue. For more details, see the PMPF0100 ERRATA, Issue #ER19

Optional LDO





3.0V@ 300mA max

U9 is no longer required for PF0100 VSNVS issue, but may be desired for NVCC_PLL_VOUT.
 It is being left in a depopulated condition. If the LDO is needed, R34 and R35 should be populated as follows:
 For VSNVS (3.0V): R34 = 47K, R35 = 309K
 For NVCC_PLL_OUT (1.1V): R34 = 47K, R35 = 82.5K

NOTE FOR VDDHIGH_IN LOADING ON VGEN5:
 VDDHIGH was placed on VGEN5 early in the design as a compromise solution for a board designed primarily for software development. Validation of the i.MX6 processor has shown that operations at elevated temperatures may cause VDDHIGH_IN to require much more current than VGEN5 can supply. It is recommended for robust designs potentially operating at more extreme temperatures for VDDHIGH to be supplied from a power rail that can supply 250 mA or more. This allows for datasheet maximum of 125 mA for internal VDDHIGH_IN loads plus 125 mA for external PHY IO loads.
 The optional LDO U9 shown on this page could be reconfigured to supply both VDDHIGH_IN and VDD_SNVS_IN loads to meet the additional current requirements



5.0V@1A DC2DC





NOTE:
On Rev B4 and later designs, the RESET button is connected directly to the PWRON input of the PMIC. This will cause a complete board reset (Processor & PMIC) when the RESET button is pressed.


U/I KEY



NOTE:
Place series resistors so as to minimize EIM portion of trace length. Two layout possibilities include:
1) As close to processor as possible.
2) Close to other components using EIM signals.

Boot Select Table


8	7	6	5	4	3	2	1
BT_CFG1_7	BT_CFG1_6	BT_CFG1_5	BT_CFG1_4	BT_CFG2_6	BT_CFG2_5	BT_CFG2_4	BT_CFG2_3
011X = MMC/eMMC Boot				X0 = 1-bit X1 = 4-bit 10 = 8-bit		01 = SD2 Boot 10 = SD3 Boot 11 = SD4 Boot	
010X = SD/eSD Boot				X0 = 1-bit X1 = 4-bit		01 = SD2 Boot 10 = SD3 Boot 11 = SD4 Boot	
0010 = SATA Boot				X	X	X	0



BOOT MODES:
00 Boot from fuses
01 Serial downloader
10 Boot from board settings
11 Reserved


ICAP Classification: FCP: _____ FIUC: _____ PUBI: X
Drawing Title: **MCIMX6DL-SMART DEVICE PLATFORM**
Page Title: **BOOT SELECT**
Size C Document Number SOURCE: SCH-27417 PDF: SPF-27417 Rev C5
Date: Monday, February 16, 2015 Sheet 21 of 25

I2C1




NOTE:
R183 and R189 were changed to bring I2C rise time from LOW >> HIGH within electric specification. If using a CODEC other than the one used in this design, it may be possible to switch pull up resistors back to 4.7K.

I2C2



I2C3



CSP11



NOTE:
On all three pad resistor options, resistors are to be initially populated on pads 1 - 2 (Option A). Users may move resistors from their default locations as needed.

Build Option: MCIMX6Q-SDB

1.	CAN Output not populated: J10
2.	Battery Charging circuit not populated: C507, C508, C510, C511, C512, C513, C514, C515, C517, C518, C520, C521, C526, C527, C528, C529, CON2, CON3, L502, L503, R512, R513, R514, R515, R516, R518, R519, R527, R528, R530, R531, R532, R533, R534, R535, R536, R537, R538, R539, R542, R565, R577, R729, RT500, RT501, U502, U503
3.	SPI NOR Flash not populated: C83, R149, R643, R646, U14
4.	MIPI Display/Camera Expansion Ports not populated: C28, C29, C30, C50, C116, C117, C123, C124, C585, C587, C588, C602, J11, J5, L25, R26, R165, R173, R175, R726, U10
5.	Audio Block Components not populated: C1, C128, C558, R569, R573, U501, U510, U521
6.	EPDC Port Connector not populated: J508
7.	Ambient Light Sensor not populated: C108, R184, R185, R188, R190, R191, U17
8.	GPS Module not populated: C115, C118, C764, C765, J12, L22, L23, Q516, Q517, Q518, Q519, R186, R192, R194, R664, R668, R669, R671, R672, R673, U19
9.	Extra Bulk Capacitors not populated: C39, C54, C68, C606, C607, C608, C609, C610, C611, C612, C673, C681
10.	BlueTooth Connector Isolation Resistors: R209, R210, R211, R212, R213, R214, R215

Build Option: MCIMX6Q-SDP MCIMX6DL-SDP

1.	CAN Output not populated: J10
2.	OverVoltage Protection circuit not populated: (OverVoltage Protection provided by battery charge ICs) D5, D500, D501, D502, D503, J501, Q1, Q6, Q503, R1, R2, R3, R303, R500, R505, R520, R524, SW3
3.	Extra Bulk Capacitors not populated: C39, C54, C68, C606, C607, C608, C609, C610, C611, C612, C673, C681
4.	BlueTooth Connector Isolation Resistors: R209, R210, R211, R212, R213, R214, R215

PIN MUX TABLES

Table with columns: Ball Name, Ball Number, IO MUX, Use. Rows include CSIO_DAT10, CSIO_DAT11, CSIO_DAT12, CSIO_DAT13, CSIO_DAT14, CSIO_DAT15, CSIO_DAT16, CSIO_DAT17, CSIO_DAT18, CSIO_DAT19, CSIO_DAT4, CSIO_DAT5, CSIO_DAT6, CSIO_DAT7, CSIO_DAT8, CSIO_DAT9, CSIO_MCLK, CSIO_PIXCLK, CSIO_VSYNC, DIO_DISP_CLK, DIO_PIN15, DIO_PIN2, DIO_PIN3, DIO_PIN4, DISPO_DAT0, DISPO_DAT1, DISPO_DAT10, DISPO_DAT11, DISPO_DAT12, DISPO_DAT13, DISPO_DAT14, DISPO_DAT15, DISPO_DAT16, DISPO_DAT17, DISPO_DAT18, DISPO_DAT19, DISPO_DAT2, DISPO_DAT20, DISPO_DAT21, DISPO_DAT22, DISPO_DAT23, DISPO_DAT3, DISPO_DAT4, DISPO_DAT5, DISPO_DAT6, DISPO_DAT7, DISPO_DAT8, DISPO_DAT9, EIM_D21, EIM_D22, EIM_D24, EIM_D25, EIM_D30, ENET_MDC, ENET_MDIO, ENET_REF_CLK, ENET_RX_ER, GPIO_0, GPIO_1, GPIO_3, GPIO_6, GPIO_7, GPIO_8, GPIO_16, KEY_COL0, KEY_COL1, KEY_COL3, KEY_ROW0, KEY_ROW1, KEY_ROW3, KEY_ROW2.

Table with columns: Ball Name, Ball Number, IO MUX, Use. Rows include NANDF_D4, NANDF_D5, NANDF_D6, NANDF_D7, RGMII_R00, RGMII_RD1, RGMII_RD2, RGMII_RD3, RGMII_RX_CTL, RGMII_RXC, RGMII_TD0, RGMII_TD1, RGMII_TD2, RGMII_TD3, RGMII_TX_CTL, RGMII_TXC, SD1_DAT3, SD2_CLK, SD2_CMD, SD2_DAT0, SD2_DAT1, SD2_DAT2, SD2_DAT3, SD3_CLK, SD3_CMD, SD3_DAT0, SD3_DAT1, SD3_DAT2, SD3_DAT3, SD3_DAT4, SD3_DAT5, SD3_DAT6, SD3_DAT7, SD4_CLK, SD4_CMD, SD4_DAT0, SD4_DAT1, SD4_DAT2, SD4_DAT3, SD4_DAT4, SD4_DAT5, SD4_DAT6, SD4_DAT7.

Reserved For i.MX6DLs. Table with columns: Ball Name, Ball Number, IO MUX, Use. Rows include NANDF_WP_B, EIM_RW, EIM_LBA, EIM_CS0, EIM_EB1, EIM_EB2, EIM_A16, EIM_A18, EIM_A21, EIM_A22, EIM_A23, EIM_A24, EIM_D17, EIM_D27, EIM_D31, EIM_DA1, EIM_DA2, EIM_DA3, EIM_DA4, EIM_DA5, EIM_DA6, EIM_DA10, EIM_DA11, EIM_DA12.

Table with columns: Ball Name, Ball Number, IO MUX, Use, GPIO Function, Direction, Active. Rows include SD1_CMD, EIM_DA9, NANDF_WP_B, NANDF_RB0, EIM_DA15, NANDF_CS2, NANDF_CS3, GPIO_19, NANDF_ALE, NANDF_CLE, EIM_A25, EIM_DA14, EIM_D23, EIM_DA13, KEY_COL2, EIM_D16, SD1_DAT2, SD1_CLK, SD1_DAT0, SD1_DAT1, EIM_WAIT, EIM_BCLK, NANDF_CS1, EIM_D28, EIM_D48, NANDF_CS0, EIM_CS1, EIM_A17, EIM_D20, EIM_A19, EIM_A20, EIM_OE, ENET_TX_EN, EIM_D18, EIM_DA0, EIM_EB0, SD3_RST, GPIO_5, GPIO_4, KEY_COL4, GPIO_17, EIM_D19, EIM_D18, EIM_D29, ENET_CRS_DV, NANDF_D2, NANDF_D3, NANDF_D0, NANDF_D1, EIM_EB3, EIM_DA7, EIM_D26, ENET_RXD0, ENET_RXD1, ENET_TXD0, ENET_TXD1, GPIO_2, GPIO_9, KEY_ROW4, CSIO_DATA_EN.

I2C1 Bus (1.8V)

Table with columns: Peripheral, Bus Activity Level, Speed (kbps), Addresses (hex), Default Address (hex). Rows include CSI Bus Camera, Audio CODEC, MMA 8451Q Accelerometer. Includes I2C1_SDA = CSIO_DAT8 and I2C1_SCL = CSIO_DAT9.

I2C2 Bus (3.3V)

Table with columns: Peripheral, Bus Activity Level, Speed (kbps), Addresses (hex), Default Address (hex). Rows include PF0100 PMIC, MIPI Bus Camera, MIPI Bus Display, HDMI EDID, LVDS0 EDID, LVDS0 TOUCH SCREEN, RGB TFT LCD DISPLAY, LCD TOUCH SCREEN. Includes I2C2_SDA = KEY_ROW3 and I2C2_SCL = KEY_COL3.

I2C3 Bus (3.3V)

Table with columns: Peripheral, Bus Activity Level, Speed (kbps), Addresses (hex), Default Address (hex). Rows include LVDS1 EDID, LVDS1 TOUCH SCREEN, PCIe EXP PORT, EPDC DISPLAY CARD, AMBIENT LIGHT SENSOR, DIGITAL eCOMPASS, BAROMETER. Includes I2C3_SDA = GPIO_16 and I2C3_SCL = GPIO_3.



HISTORY OF TEMPORARY DEVIATIONS

TDA 4100

1. Digital microphone ANALOG DEVICES ADMP421 was used in place of WOLFSON WM7230 due to supply shortage. Affects U500 and U520.

TDA 4112

Replaced TDA 4100
 1. Digital microphone ANALOG DEVICES ADMP421 was used in place of WOLFSON WM7230 due to supply shortage. Affects U500 and U520.
 2. Q512 was depopulated due to schematic mistake. Removes battery charge from USB option.
 3. Depopulate R30 on MCIMX6DL-SD boards only.
 i.MX6DL Processor configured for Smart PMIC mode. Not compatible with board design. Removes SW ability to shutdown the board.

TDA 4136

1. Solder a 0402 2.2M Ohm resistor across pins of C55. Some i.MX6Q Processors require this resistor to stabilize the 24MHz crystal circuit, in order to start up within the required time interval.

TDA 4221 (6DL) / TDA 4222 (6Q)

1. Schematic revision B3 changed DDR3 memory to MT41K128M16JT-125:K. Due to unavailability of new part, this TDA authorizes the continued use of MT41J128M16HA-15.
 2. Change C540 to 1.0uF capacitor.
 3. Change resistors R183 and R189 to 2.37K Ohm resistors.

TDA 4275

1. Remove buffers U500 and U520 from digital microphone data signal. Replace with hand wire mod.
 2. Add WDOG_B reset capability (UX1, RX2, CX1).
 3. Add diode DX1 to EIM_D19 to allow GPIO sense of power button press.
 4. Change RESET button press to connect to PMIC PWRON pin. RESET press now causes global reset.
 5. Add 10K pull down resistor RX3 to SDCKE0 pin.
 6. Depopulate Resistors R174 and R176 to disconnect LVDS0 EDID from I2C2 communications channel.
 7. Populate Battery Connector Header CON3.
 8. Populate SIM Card Connector CON1.
 9. Remove U1 from BOM (in preparation for next revision MX 6 silicon).
 10. On MCIMX6DL-SDP boards, populate resistor R30 with 1K Ohm resistor.

TDA 4425

1. Depopulate ferrite beads L10 and L17.
 2. Populate ferrite beads L25 and L26 (with Murata BLM18PG121SH1).

TDA 4502

1. Change R17, R21, R25, R27, R68, R85, R582, and R660 to 0.5% resistors due to parts availability.

TDA 4516


1. Change R17, R21, R25, R27, R68, R85, R582, and R660 to 1.0% resistors due to parts availability.

TDA 4538

1. U8 PMIC was installed without F0 programming (U8 not stamped F0). TDA is to program part in place.

CHANGE REVISION DEFECT TRACKING

REV:	Change:	Reference Defect Number:
B4	Removed buffers U500 and U520 from digital microphone data outputs.	ENGR00181056 ENGR00211969
B4	The Battery Charge Done LED is disconnected and R522 is depopulated. New parts RX2, CX1 and UX1 are added. Traces show required hand modifications.	ENGR00211943
B4	Optional Power On Circuit has been disabled and U511 and R578 are now DNP. A new Diode DX1 has been added to allow EIM_D29 to sense a button	ENGR00181039 ENGR00211948
B4	RESET button SW2 now connects to The PWRON pin of The PMIC.	ENGR00211979
B4	Added 10K pull down resistor RX3 to SDCKE0 trace.	ENGR00211962
B4	SIM Card Connector CON1 is now populated by default.	ENGR00224087
B4	Battery Connector Header CON3 is now populated by default.	ENGR00224089
B4	Changed resistors R174 and R176 and to depopulated by default. LVDS0 EDID will not be connected to I2C2 channel unless needed.	ENGR00211965
B4	Replaced digital microphones with Analog Devices ADMP421.	ENGR00211964
B4	Disabled USR_DEF_GRN_LED circuit. Configured GPIO_1 for WDOG_B output.	ENGR00211973
C	Q512 is Changed to populated.	ENGR00211943
C	Optional Start Up Circuit has been modified.	ENGR00181039
C	PMIC Programming Micro-Processor is removed.	ENGR00224090
C	Add DNP Input to U13 buffer for USB_OTG_PWR_EN. Buffer now powered from GEN_3V3.	ENGR00319341
C	FA_ANA and VDD_FA signals now connected to ground.	ENGR00213511
C	Added resistor options to EIM_DA7 trace to EPD connector.	ENGR00181054 ENGR00211953
C	Connected EIM_DA9 to EPDC Connector J508 to supply SDCE5 if needed.	ENGR00213510
C	Optional LDO U9 is now depopulated.	ENGR00224091
C	Added Connector J13 to support BT from SDIO Card. Connector is isolated by DNP resistors on Rev C boards.	ENGR00181035 ENGR00211946
C	Added GPIO control of Battery Charge Enable pins.	ENGR00217643
C	Changed C594 to 0.22uF, changed C31 to 47uF, added C555 as second 22uF capacitor in parallel with C546, changed C561, C562, C586 and C596 to 0.47uF. Changes made per recommendation of MMPF0100NPEP team.	ENGR00224093
C	Added additional 47uF bulk capacitor C769 to SD2 socket VDD supply.	ENGR00224094
C	Added option to route HDMI DDC comms separate from I2C2 comms channel.	ENGR00215026
C	C597 populated to provide de-bounce to RESET circuit.	ENGR00224095
C	Depopulated C68, C612. Populated C682, C716 closer to pins.	ENGR00224096
C	Depopulated C39, C606, C607, C608, C609, C610, C673 and C681.	ENGR00224097
C	Added DNP R302 to provide alternate 5V supply path to USB_H1_VBUS.	ENGR00224098
C	Added DNP R632 to provide alternate gating of PMIC_5V source (tied to VDDSOC).	ENGR00224098
C	Added DNP L25 and L26 to provide alternate 2.8V supply path to camera modules.	ENGR00224099
C	Added TP31, TP32, TP509, and TP510 to bring out third data lane for both LVDS0 and LVDS1.	ENGR00214325 ENGR00214502
C	Change blocking capacitors C6 and C7 to Zero Ohm resistors R307 and R308. PCIe specification requires blocking capacitors to be on transmit side of	ENGR00226040
C2	Depopulate L10 and L17. Move Ferrite beads to L25 and L26	ENGR00231769
C3	Changed R97 and R106 pull up resistors to 4.7K to reduce current on VSNVS	ENGR00237171
C3	Changed R19 to 10K pull up resistor to prevent WDOG reset during POR.	ENGR00234394
C3	Added note to Bluetooth connector that RXD and TXD traces are crossed.	ENGR00239363



ICAP Classification: FCP: _____ FILE: _____ PUBI: X
 Drawing Title:
MCIMX6DL-SMART DEVICE PLATFORM
 Page Title:
TEMPORARY DEVIATIONS

Size C	Document Number SOURCE: SCH-27417 PDF: SPF-27417	Rev C5
Date: Monday, February 16, 2015	Sheet 25	of 25