i.MX8QXP/8QM USB Test Guide

Because imx8QM and imx8QXP have same USB PHYs, the registers address are same for both chips, we just take imx8QXP board as a sample, the test method on imx8QM is same.

Prerequisites

To complete the USB test, you will need to download and install the following software:

- 1. Terminal Emulator such as PUTTY: https://www.putty.org/
- 2. MfgtoolV3 (uuu); this tool will be used for installing Linux and Android onto the boards and can be found here.. Download the latest Released version.
- 3. Pre-released and pre-built Linux images can be found here. Look for i.MX 8QXP MEK. The latest Linux image is "Linux 5.4.47_2.2.0"

Programming the SD card with Linux

- 1) Download the Linux file to a subdirectory. For this instance we will assume the download file is L5.4.47_2.2.0_images_MX8QXPC0MEK.zip. You can find the unzipped file in below path, C:\Users\Desktop\i.MX8QXP\\Linux, which is the same path with uuu.exe file.
- 2) Set the boot switch SW2 to Serial Download mode.

SCU_BOOT_	SCU_BOOT	SCU_BOOT	SCU_BOOT_	Boot Source
MODE0	_MODE1	_MODE2	MODE3	
1	0	0	0	Serial Download



- 3) Plug a USB type C cable from your host computer to the MEK Type-C connector J10. Insert a SD card to the MEK SD card slot J12.
- 4) Open a command prompt window

Type:

cd C:\Users\Desktop\i.MX8QXP\ \Linux

uuu -b sd_all imx-boot-imx8qxpc0mek-sd.bin-flash_regression_linux_m4 test-internal-qt5-imx8qxpc0mek.wic

The program indicates "Wait for Known USB Device Appear"

```
[-d -m -v -V] <bootloader|cmdlists|cmd>
   bootloader
cmdlist

If it is path, search uuu.auto in zip
Cmd

Run one command, use -H see detail
example: SOPS: boot -f flash,bin
                            Deamon mode, wait for forever
                            verbose mode, -V enable libusb error\warning info
USBPATH Only monitor these pathes.
-m 1:2 -m 1:3
                           Enter shell mode, uuu.inputlog record all input commands
you can use "uuu uuu.inputlog" next time to run all commands
                           show help, -H means detail helps
    \begin{tabular}{ll} $ [-d -m -v] -b[run] & emmc_all[qspi]sd[sd_all[spl> arg,... \\ Run Built-in scripts \end{tabular} 
                        arg8: _flash.bin

arg8: _flash.bin

arg8: _flash.bin

arg1: _rootfs.sdcard

burn boot loader to qspi nor flash

arg8: _flexspi.bin bootloader

arg1: _image[Optional] image burn to flexspi, default is the same as bootloader

burn boot loader to sd card

arg8: _flash.bin

burn whole image to sd card

arg8: _flash.bin

arg1: _rootfs.sdcard
                        burn boot loader to eMMC boot partition
           sd
            sd_all
                                       rootfs.sdcard
                            argl:
                               ot spl and uborge: _flash.bin
     -bshow cemmc_all|qspi|sd|sd_all|spl>
Show built-in script
it for Known USB Device Appear
```

Note: uuu.exe is a command line program. Just double clicking on it will not work

- 5) Power on the board.
- a. This process will take a few minutes. The status is indicated on the host PC.

```
Success 0 Failure 0

1:2 4/7 [-> 10% ] FB: flash -raw2sparse all fsl-image-validation-imx-imx8mmevk.sdcard
```

b. When the programming of the memory is completed, the program will indicate "Done".

```
Success 1 Failure 0
1:2 7/7 [Done ] FB: done
```

- 6) Power Off the board
- 7) Reset the switches to boot from the SD card

SCU_BOOT_	SCU_BOOT_	SCU_BOOT_	SCU_BOOT_	Boot Device
MODE0	MODE1	MODE2	MODE3	
1	1	0	0	SD1


- 8) Plug a Micro USB cable from your host computer to the MEK Micro_AB connector J11. Start your favorite terminal program and connect to the appropriate com port. Set Baud rate to 11520.
- 9) Power on the board.
- a. You will see many messages cross the console and finally land on a prompt. The log in is "root" with no password.

USB Test steps on imx8QXP MEK board

imx8QM/QXP has two OTG controller:

- 1. OTG1 is USB2.0
- 2. OTG2 can be either USB 2.0 or USB 3.0

So for OTG2 port, we have split the test with USB 2.0 and USB 3.0.



1. USB OTG1 port (on baseboard of MEK)

1.1 USB2.0 host mode

Enter into kernel and login on:

root

Then please see <u>AN12409</u> for detail descriptions of the Certification Test requirements, equipment, procedures.

Note: if you want to trig the test pattern, please run the following command with "Blue":

echo -1 > /sys/module/usbcore/parameters/autosuspend

for i in \$(find /sys -name control | grep usb);do echo on > \$i;echo "echo on > \$i";done;

/unit_tests/memtool 0x5b0d0184 1 //read the register settings, address of the other USB port;

/unit_tests/memtool 0x5b0d0184=0x18441205 // Force to output Test Packet for Eye Diagram Test

/unit_tests/memtool 0x5b0d0184=0x18411205 // Force to output J_STATE

/unit_tests/memtool 0x5b0d0184=0x18421205 // Force to output K_STATE

/unit_tests/memtool 0x5b0d0184=0x18431205 // Force to output SE0 (host) / NAK (device)

/unit_tests/memtool 0x5b0d0184=0x18001305 // Force to output Reset

/unit_tests/memtool 0x5b0d0184=0x18001285 // Force to output Suspend

/unit_tests/memtool 0x5b0d0184=0x18001245 // Force to output Resume

Note:

(echo -1 > /sys/module/usbcore/parameters/autosuspend)

Disable USB bus enters suspend state

(for i in \$(find /sys -name control | grep usb);do echo on > \$i;echo "echo on > \$i";done;)

Disable USB runtime suspend, in that case, the controller and PHY will not enter low power mode, and we can visit the register even there is no device on the port.

Registers that entry into USB2.0 test mode for USB OTG1 --USB_x_PORTSC1 (offset:184h)

Name		PORTSC1														
Description	Devi	ice Co	ontrolle	er												
Bit #	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Reset value	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Field definitions	PTS_1		STS	PTW	PSPD)	PTS_2	PFSC	PHCD	WKOC	WKDC	WKCN	PTC			
Bit #	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Reset value	0	0 0 0 1 1 0 0 0 0 0 1 1 1														1
Field definitions	PIC	SUSP PEC OCC OCA OCC OCC														
Signal Names					l	Descr	iption									
19–16 PTC	Refesper Reviews The Special Reviews TES Point NOT Any Value 0000 0010 0010 0110 0110 0111 0111	er to Forcificate ision 2 FORCE iffied EHCI es will port in to to the result of the Special FORCE in F	Port Tetion 2.0, Ch CE_EN in specific If force to the DDE_E EVALUE ST_MC TATE TATE (host) ket	st Mod napter NABLE cation conne DISAB ed ope than z est DE_D	de for the form of	etails on the same of the same	on each RCE El PTC fie abled st the port	I model I test m NABLE I to an ate at the state n corted a e port is	odeLS ar by of the ne sele nachin as a pe	re extra FO ected less to eriphe	ensions RCE_E speed. progre ral dev	s to th ENABI . Writin ess non	e tes _E_{l ng th	t mod HS/FS e PT(de su S/LS} C field	oport

Table3-1. USB_PORTSC1 field descriptions

1.2 USB2.0 device mode

Enter into kernel and login on:

root

./configfs.sh "" ci

Please refer to <u>Software Configuration</u> to complete ./configfs.sh "" ci . Then please see <u>AN12409</u> for detail descriptions of the Certification Test requirements, equipment, procedures.

Note:

(./configfs.sh "" ci)

Set the device to visible.

2. USB OTG2 port (Type-C port on MEK)

2.1 USB2.0 host mode

Enter into kernel and login on:

root

Then please see <u>AN12409</u> for detail descriptions of the Certification Test requirements, equipment, procedures.

Note: if you want to trig the test pattern, please run the following command with "Blue":

echo -1 > /sys/module/usbcore/parameters/autosuspend

for i in \$(find /sys -name control | grep usb);do echo on > \$i;echo "echo on > \$i";done;

#PORTSC1USB2:1_0480h

/unit_tests/memtool 0x5b130480 1

/unit_tests/memtool 0x5b130480=0xa0

#PORTSC1USB3:1_0490h

/unit_tests/memtool 0x5b130490=0xa0

#USBCMD:1 0080h

/216unit_tests/memtool 0x5b130080=0x804

#PORTPMSC1USB2: 1 0484h

enable Test mode

/unit_tests/memtool 0x5b130484=0x80000000

Test Packet

/unit_tests/memtool 0x5b130484=0x40000000

Test J Mode

/unit_tests/memtool 0x5b130484=0x10000000

Test K Mode

/unit_tests/memtool 0x5b130484=0x20000000

Test Nek Mode

/unit_tests/memtool 0x5b130484=0x30000000

Registers that entry into USB2.0 test mode for OTG2

Name		PORTSC1USB2/ PORTSC1USB3														
Description	USB2	2/3 Po	rt Status	and C	ontrol											
Bit #	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Reset value	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Field definition s	WPR	DR	Reserved	Reserved	WOE	WOE	WOE	CAS	CEC	PLC	PRC	220	WRC	DEC	csc	LWS
Bit #	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Reset value	0	0 0 0 0 0 1 1 0 0 0 0 0 1 1 1											1			
Field definition s	PIC	PIC PortSpeed PLS PLS PED PED										SOO				
Signal Names							D	escript	ion							
9 PP	control wheth shall overe that i proce off st powe Port control	not recurrent that has addressed at the sedure in the seduce in the sedure in the seduce in the sedure in the seduce in the sedu	can imp Bus) por eport att condition reacher s not fol the Po rol switce Contro	lement wer is a aches, ons who dists ta lowed. It Power thes are I (PPC) dieach don a	difference details, d	ent me y appliches, of = '0' if state b this pointrol (F bit rep n the l s hard	thods of ed to the r Port Lin PPC = 'Cefore month' is in the PPC) flagoresents HCCPAR wired to t, the xH	port por port. W nk State of D'. After podifying e Powe in the the cur AMS re power, a	wer sy /hen F e (PLS modif it ag red-of HCCI rrent segister	witchire PP equence S) char ying P ain, u f state PARAI setting is '0', ot affe	ng, this fluals a '0' anges. He P, softwandefined by '1' = The MS register of the street then x-1 cted by the street and the street by the street and the st	ag may the port are shall behavis port ster is '' witch (' IC does	or many or tis not to the policy of the poli	ay not onfunction function for the in the nave part an over	representational remaind correction for the correction of the corr	and eport of this ered-port of the power crent

Name							l	USBCMI)							
Description	USB	Comn	nand													
Bit #	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Reset value	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Field definition s							Reserved									
Bit #	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Reset value	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Field definition s		EU3S EWE CRS CRS CRS CRS HYPEE INTE HCRST R_S														
Signal Names		Description														
0 R_S	execution clears associated with above above the control of the co	ciated to 'ciated R/S she cond has fill rite a g so m = '0')	of the side of the	RW. Defichedule. xHC contemporation the manage have be its pencional that its pencional	The x mplete n halts d. The en me ding pip unless ined re ent Rin n lost e	HC cos any costs. Refers xHC st. The pellined the xH sults. Very sults. See the telephone are sults. Se	ntinues of current of r to sect shall halt HCHalted transacted transacted transacted writing a second to the the the the the the current transacted transa	execution or queue ion 5.4.1 within 10 ed (HCH) tions and he Halte '0' to thi Event F nis regist	n as lord common as lord common as lord x 6 ms as lord that lord t	ng as to mands HCl sp ffter so the Usentered (i.e. It when to the utility state)	or TD: or TD: pecifica ftware SBSTS d the s HCH in he xHC te (ref	is set to s, and a ation for clears or registratopped a the US C is in t er to s	o a '1'. any U r more the Ru state SBSTS he Ru ection Functi	When SB tra e infor un/Sto icates . Soft S regis inning 4.9.4	n this I mation op bit in when ware s ster is state 4 of x F), thi	oit is ions ions in on fithe shall (i.e. :HCI is bit

Name		PORTPMSC1USB 2 USB2 Port Power Management Status and Control														
Description	USB	2 Port	Power	Manag	ement	Status	and Cor									
Bit #	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Reset value	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Field definitions		PTC							Reserved							ЭЛН
Bit #	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Reset value	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Field definitions		Description Description														
Signal Names		Description														
9 PP	zero spec (PLS to Pc The 0: T enable 1: T 2: T 3: T 4: - 5: -	value value ific va = Dis encod est encod est Gest J_ est K_ est SE Fest P Fest F 4: Re:	indication indication indicated indi	es that on-zero If the p ol Error e Test not	it is 0 Port ort is r Refer Mode I	operati Test Conot in the to sec	nen this f ng in tes ontrol va nis state, ction 4.19	st mod lue is o the xH	e and only valid shall the option	the spanished th	pecific te a port that and with	est mod at is in t the Por	le is i the Po	ndicat wered Contr	ed by d-Off s	the state

2.2 USB2.0 device mode

Boot up

Enter into kernel, input below commands:

root

./configfs.sh

Please refer to <u>Software Configuration</u> to complete ./configfs.sh . Then please see <u>AN12409</u> for detail descriptions of the Certification Test requirements, equipment, procedures.

Note:

(./configfs.sh)

Set the device to visible.

2.3 USB3.0 host mode

Note: write the command and then connect the test fixture.

Enter into kernel and log in:

root

then, input below commands:

echo -1 > /sys/module/usbcore/parameters/autosuspend

for i in \$(find /sys -name control | grep usb);do echo on > \$i;echo "echo on > \$i";done;

/unit_tests/memtool 0x5b130490=0x0a000340

Then please see <u>AN12409</u> for detail descriptions of the Certification Test requirements, equipment, procedures.

Note:

(echo -1 > /sys/module/usbcore/parameters/autosuspend)

Disable USB bus enters suspend state

(for i in \$(find /sys -name control | grep usb);do echo on > \$i;echo "echo on > \$i";done;)

Disable USB runtime suspend, in that case, the controller and PHY will not enter low power mode, and we can visit the register even there is no device on the port.

(/unit_tests/memtool 0x5b130490=0x0a000340)

Set Link is in the Compliance Mode State

Search PORTSC1USB3. PLS find the register in reference manual.

2.4 USB3.0 device mode

Note: write the command and then connect the test fixture.

1. boots up and log in:

root

2. then, input below commands:

./configfs.sh

Please refer to <u>Software Configuration</u> to complete ./configfs.sh . Then please see <u>AN12409</u> for detail descriptions of the Certification Test requirements, equipment, procedures.

3. 8QXP/8QM register

Type-C port base address: USB3_PHY3P0 (5B16_0000)

USB3 (5B12_0000) USB2PHY(5B19_8000)

Micro-AB port base address: USBOH_OTG(5B0D_0000)

Register address: base address+offset

3.1 Register to Fine tune the OTG2 eye pattern--AFE_TX_REG1 (offset: 04h)

/unit_tests/memtool 0x5b198004 1 // Read register data

/unit_tests/memtool 0x5b198004=0x3f // Write AFE_TX_REG1 register data

Register Name	Register Address (offset)	Register Bit	Description FastChar	Value
		<7:6>	UNUSED	00
		45.	HSTX DEEMP AMPLITUDE TRIM - TURN OFF	0
		<0>	HSTX DEEMP AMPLITUDE TRIM - TURN ON	1
		-45	HSTX DEEMP AMPLITUDE TRIM - TURN OFF	0
		<4>	HSTX DEEMP AMPLITUDE TRIM - TURN ON	1
		-25	HSTX DEEMP AMPLITUDE TRIM - TURN OFF	0
AFE_TX_REG1	0x0004	<3>	HSTX DEEMP AMPLITUDE TRIM - TURN ON	1
		4Ds	HSTX DEEMP AMPLITUDE TRIM - TURN OFF	0
		<2>	HSTX DEEMP AMPLITUDE TRIM - TURN ON	1
		-45	HSTX DEEMP AMPLITUDE TRIM - TURN OFF HSTX DEEMP AMPLITUDE TRIM - TURN ON HSTX DEEMP AMPLITUDE TRIM - TURN OFF HSTX DEEMP AMPLITUDE TRIM - TURN ON HSTX DEEMP AMPLITUDE TRIM - TURN OFF HSTX DEEMP AMPLITUDE TRIM - TURN ON HSTX DEEMP AMPLITUDE TRIM - TURN ON HSTX DEEMP AMPLITUDE TRIM - TURN OFF HSTX DEEMP AMPLITUDE TRIM - TURN OFF	0
		<1>	HSTX DEEMP AMPLITUDE TRIM - TURN ON	1
		405	HSTX DEEMP AMPLITUDE TRIM - TURN OFF	0
		< U>	HSTX DEEMP AMPLITUDE TRIM - TURN ON	1

		<7:2>	UNUSED	000000
		<1>	HSTX DEEMP AMPLITUDE TRIM - TURN OFF	0
		<1>	HSTX DEEMP AMPLITUDE TRIM - TURN ON	1
AFE_TX_REG12	0x0030		HSTX DEEMP AMPLITUDE CANNOT BE CONTROLLED BY	0
		<0>	ANALOG TEST BITS IN AFE_TX_REG1	0
		<0>	HSTX DEEMP AMPLITUDE CAN BE CONTROLLED BY	4
			ANALOG TEST BITS IN AFE_TX_REG1	1

Table3-2. HS Tx Amplitude Tune bits control Register

Register Name	Register Address	Register Bit	Description FastChar	Value
AFE_TX_REG5	0x0014	<7>	Reserved	0
AFE_TX_REG5	0x0014	<6:1>	HSTX Slew Rate control code	<000000> to <111111> 64 steps
AFE_TX_REG5	0x0014	<0>	HSTX Slew control set to default code<111000>	0
			HSTX Slew control Set by control code AFE_TX_REG<6:1> value	1

Table3-3. HS Tx Slew Rate control Register

3.2 Register to Fine tune OTG1 eye pattern --USBPHY_TX (offset:10h)

/unit_tests/memtool 0x5b100010 1 // Read register data

/unit_tests/memtool 0x5b100010=0x10080803 //write USBPHY_TX

101111001 07101	DITOUTU=UXTUU000003 //WIILE USDFTTT_TX															
Name							US	BPHYx	_TXn	1						
Description	The	USB	PHY Tr	ansmitte	er Cor	ntrol R	egister l	nandles	the tr	ansm	it contro	ls.				
Bit #	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Reset value	0	0	0	1	0	0	0	0	0	0	0	0	0	1	1	0
Field definition s		Reserve	q		Reserve d		Reserve d	Reserve d	Ċ	Keserve d	TXENCAL45DP	Reserve			TXCAL45DP	
Bit #	15															
Reset value	0	0	0 0 0 1 1 0 0 0 0 0 1 1										1			
Field definition s		Reserved	TXENCAL45DN	Reserved			TXCAL45DM				Reserved			:	$D_{-}CAL$	
Signal Names								Descrip	tion							
TXCAL45DP	resi = 00 Trim	Decode to trim the nominal 45Ω series termination resistance to the USB_DP output pin. Maximum resistance = 0000. Resistance is centered by design at 1000. Trimming this resistance will impact both the overshoot/undershoot of the Full Speed TX output and the amplitude of the High Speed TX output.														

	Decode to trim the nominal 45Ω series termination resistance to the USB_DM output pin. Maximum resistance
TXCAL45DM	= 0000. Resistance is centered by design at 1000.
	Trimming this resistance will impact both the overshoot/undershoot of the Full Speed TX output and
	theamplitude of the High Speed TX output.
	Decode to trim the nominal 17.78mA current source for the High Speed TX drivers on USB_DP
	andUSB_DM. This current is directly proportional to the amplitude of the High Speed TX eye
D_CAL	diagram.
	0000 Maximum current, approximately 19% above
	nominal. 0111 Nominal
	1111 Minimum current, approximately 19% below nominal.

Table3-4. USBPHYx_TXn Register Settings

3.3 Adjust USB3.0 to compliance mode registers--PORTSC1USB3(offset: 1_0490h)

/unit_tests/memtool 0x5b130490=0x0a000340

Name	PORTSC1USB3															
Description	USB	3 Port	Status	and Co	ntrol											
Bit #	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Reset value	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Field definitions	WPR	BO	Reserved	Reserved	WOE	WOE	MOE	CAS	CEC	PLC	PRC	220	WRC	DEC	OSO	LWS
Bit #	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Reset value	0	0	0	0	0	1	1	0	0	0	0	0	0	1	1	1
Field definitions	PIC	PIC PIC PLS PLS PLS PCA OCA											Reserved	PED	SOO	
Signal Names							D	escrip	ion							
8-5 PLS	reflect state state state device the E port is in Susp State 10: L is in	trans as 3: 1 tr	current riting thi ition of The link nected affic to the ed state ransitior D State, ink is in the Cesume S	the polyshall transfer to this port. (PLS = 1 to the 1: Link hak is in the Polyshall transfer to the Polyshall transfer transfer to the Polyshall transfer transfer to the Polyshall transfer tran	ste. When System of the System of the Disconting State of the Discontinuous	men them software Value on to a while the hub colled, Pernaecte and U1 is abled tate, 8 code State ode Sta	e port is a vare may les: 0: T U3 state e Port Li shall res P = '1'), d state, 6 State, 2: I State, 5 : Link is ate, 11: It Link State. Note: T	in the E y also w he link he from the ink Stat pond to then the Link is in the F Link is in the F Link is in	nable vrite the shall he U0 e = U; resun e link ored. in the s in the Recovery notes that the e Stro	d stated transit state. state. 3, the ne sigg shall the state of the state. U2 State of the state of the state of the state. Test M be (LV)	e, system d to force ion to a This ac hub does naling fro ransition 6-15: Ign ate, 3: L Detect St ate, 9: Li lode Sta	on software a Disa U0 station sells not promit the promoted of the cored. Sink is intate, 6: also be	ate match the front the fr	ay set to Discount any set	the linter	nk U cted e U the earnis in the Link vice ctive tate, Link this

the transition is complete. Refer to section 4.19 of xHCl specification for PLS transition conditions.

Refer to sections 4.15.2 and 4.23.5 for more information on the use of this field

Table3-5. PORTSC1USB3 field descriptions

Appendix:

1. Software Configuration

After the board boots up, input the following commands to create configfs.sh:

```
Example configfs.sh
if [ "$1" == "" ]; then
export FUNC="mass_storage"
else
export FUNC=$1
#38100000.dwc3 for imx850D Synopsys USB3 IP
#5b110000.usb3 for imx8qm and imx8qxp Cadence USB3 IP
#ci_hdrc.0 for Legacy NXP USB2 IP
if [ "$2" == "" ]; then
export CONTROLLER="5b110000.usb3"
else
export CONTROLLER="ci_hdrc.0"
if! mount|grep -sq '/sys/kernel/config'; then
mount -t configfs none /sys/kernel/config
fi
cd /sys/kernel/config/usb_gadget
mkdir g1
cd g1
echo "0x1fc9" > idVendor
echo "0x0129" > idProduct
mkdir strings/0x409
echo "12345678ABCD" > strings/0x409/serialnumber
echo "NXP Semiconductors" > strings/0x409/manufacturer
echo "i.MX Reference Board" > strings/0x409/product
mkdir configs/c.1
mkdir functions/$FUNC".0"
In -s functions/$FUNC".0" configs/c.1
if [ "$FUNC" == "mass_storage" ]; then
echo "/home/root/storage.img" > functions/mass_storage.0/lun.0/file
echo 1 > functions/mass_storage.0/lun.0/removable
echo 0xc0 > configs/c.1/bmAttributes
if [ "$FUNC" == "ncm" ]; then
echo 10 > functions/ncm.0/qmult
echo $CONTROLLER > /sys/kernel/config/usb_gadget/g1/UDC
```

After finishing the above edit, quit(Ctrl+X) and save(Y). Then to input the following commands:

dd if=/dev/zero of=/home/root/storage.img bs=1M count=256 mkfs.vfat /home/root/storage.img