
FreeRTOS BSP i.MX 7Dual API Reference Manual

NXP Semiconductors

Document Number: FRTOS7DAPIRM
Rev. 0
Jul 2016



Contents

Chapter Introduction

Chapter Architectural Overview

Chapter Analog-to-Digital Convert (ADC)

3.1	Overview	7
3.2	ADC driver	8
3.2.1	Overview	8
3.2.2	ADC driver model building	8
3.2.3	ADC initialization	8
3.2.4	ADC Get Result	9
3.2.5	Data Structure Documentation	13
3.2.6	Enumeration Type Documentation	14
3.2.7	Function Documentation	16

Chapter Clock Control Module (CCM)

4.1	Overview	29
4.2	CCM Analog driver	30
4.2.1	Overview	30
4.2.2	PLL power, gate, lock status, and output frequency	30
4.2.3	PFD gate, stable, fraction, and output frequency	30
4.2.4	Enumeration Type Documentation	34
4.2.5	Function Documentation	37
4.3	CCM driver	45
4.3.1	Overview	45
4.3.2	Clock routing	45
4.3.3	Clock divider	45
4.3.4	Clock gate	45
4.3.5	Enumeration Type Documentation	52
4.3.6	Function Documentation	59

Contents

Section Number	Title	Page Number
Chapter	Enhanced Configurable Serial Peripheral Interface (eCSPI)	
5.1	Overview	65
5.2	ECSPI driver	66
5.2.1	Overview	66
5.2.2	SPI initialization	66
5.2.3	eCSPI transfers	67
5.2.4	DMA management	67
5.2.5	eCSPI interrupt	67
5.2.6	Data Structure Documentation	70
5.2.7	Enumeration Type Documentation	71
5.2.8	Function Documentation	73
Chapter	Flex Controller Area Network (FlexCAN)	
6.1	Overview	81
6.2	FlexCAN driver	82
6.2.1	Overview	82
6.2.2	FlexCAN initialization	82
6.2.3	FlexCAN Data Transactions	82
6.2.4	Data Structure Documentation	88
6.2.5	Enumeration Type Documentation	89
6.2.6	Function Documentation	92
Chapter	General Purpose Input/Output (GPIO)	
7.1	Overview	107
7.2	GPIO driver	108
7.2.1	Overview	108
7.2.2	GPIO pin configuration	108
7.2.3	GPIO initialization	108
7.2.4	Output operations	109
7.2.5	Input operations	109
7.2.6	Read pad status	109
7.2.7	GPIO interrupt	109
7.2.8	Data Structure Documentation	111
7.2.9	Enumeration Type Documentation	111
7.2.10	Function Documentation	112
Chapter	General Purpose Timer (GPT)	
8.1	Overview	117

Contents

Section Number	Title	Page Number
8.2	GPT driver	118
8.2.1	Overview	118
8.2.2	GPT general setting	118
8.2.3	GPT input/output signal control	118
8.2.4	GPT interrupt control	119
8.2.5	Data Structure Documentation	121
8.2.6	Enumeration Type Documentation	122
8.2.7	Function Documentation	123
 Chapter InterIntegrated Circuit (I2C)		
9.1	Overview	133
9.2	I2C driver	134
9.2.1	Overview	134
9.2.2	I2C initialization	134
9.2.3	I2C data transactions	134
9.2.4	Data Structure Documentation	137
9.2.5	Enumeration Type Documentation	137
9.2.6	Function Documentation	138
9.2.7	Variable Documentation	141
 Chapter Local Memory Controller (LMEM)		
10.1	Overview	143
10.2	LMEM driver	144
10.2.1	Overview	144
10.2.2	Function Documentation	145
 Chapter Messaging Unit (MU)		
11.1	Overview	149
11.2	MU driver	150
11.2.1	Overview	150
11.2.2	Message send and receive functions	150
11.2.3	General purpose interrupt functions	150
11.2.4	Flag functions	151
11.2.5	Other MU functions	151
11.2.6	Macro Definition Documentation	154
11.2.7	Enumeration Type Documentation	154
11.2.8	Function Documentation	155

Contents

Section Number	Title	Page Number
Chapter	Resource Domain Controller (RDC)	
12.1	Overview	167
12.2	RDC driver	168
12.2.1	Overview	168
12.2.2	RDC domain control	168
12.2.3	RDC status control	168
12.2.4	Function Documentation	170
12.3	RDC definitions on i.MX 7Dual	177
12.3.1	Overview	177
12.3.2	Enumeration Type Documentation	179
12.4	RDC Semaphore driver	184
12.4.1	Overview	184
12.4.2	RDC SEMAPHORE lock/unlock control	184
12.4.3	RDC SEMAPHORE reset control	184
12.4.4	Enumeration Type Documentation	185
12.4.5	Function Documentation	185
Chapter	Hardware Semaphores (SEMA4)	
13.1	Overview	189
13.2	SEMA4 driver	190
13.2.1	Overview	190
13.2.2	SEMA4 lock and unlock	190
13.2.3	SEMA4 reset	190
13.2.4	SEMA4 interrupt control	190
13.2.5	Enumeration Type Documentation	192
13.2.6	Function Documentation	193
Chapter	Universal Asynchronous Receiver/Transmitter (UART)	
14.1	Overview	199
14.2	UART driver	200
14.2.1	Overview	200
14.2.2	UART initialization	200
14.2.3	FlexCAN Data Transactions	200
14.2.4	Data Structure Documentation	207
14.2.5	Enumeration Type Documentation	207
14.2.6	Function Documentation	211

Contents

Section Number	Title	Page Number
Chapter	Watchdog Timer (WDOG)	
15.1	Overview	225
15.2	WDOG driver on i.MX	226
15.2.1	Overview	226
15.2.2	Watchdog general control	226
15.2.3	Watchdog interrupt control	226
15.2.4	Data Structure Documentation	227
15.2.5	Enumeration Type Documentation	228
15.2.6	Function Documentation	228
Chapter	Utilities for the FreeRTOS BSP	
16.1	Overview	231
16.2	Debug Console	232
16.2.1	Overview	232
16.2.2	Debug Console Initialization	232
16.2.3	Enumeration Type Documentation	234
16.2.4	Function Documentation	234

Chapter 1

Introduction

The FreeRTOS™ BSP for i.MX 7Dual is a suite of robust peripheral drivers, FreeRTOS OS support, and multicore communication stack designed to simplify and accelerate application development on the i.MX 7Dual Processor.

Included in the FreeRTOS BSP for i.MX 7Dual is a full source code under a permissive open-source license for all demos, examples, RTOS, middleware, and peripheral driver software.

The FreeRTOS BSP for i.MX 7Dual consists of the following runtime software components fully written in C:




Figure 1: FreeRTOS BSP for i.MX 7Dual architecture

- ARM® CMSIS Core, DSP standard libraries, and CMSIS-compliant device header files that provide direct access to the peripheral registers and bits.
- A set of peripheral drivers that provides a simple, stateless way to encapsulate register access of the peripherals.
- Multicore communication stack - RPMsg to facilitate the development of multicore communication.
- FreeRTOS Operating System to provide an event driven preemptive scheduling RTOS.

The FreeRTOS BSP for i.MX 7Dual comes complete with software examples demonstrating the usage

of the peripheral drivers, middleware, and FreeRTOS Operating System. All examples are provided with projects for the following toolchains:

- ARM DS-5
- GNU toolchain for ARM Cortex[®] -M with Cmake build system
- IAR Embedded Workbench[®]

The configurable items for each driver, at all levels, are encapsulated into C language data structures. Peripheral driver, board and FreeRTOS configuration is not fixed and can be changed according to the application.

The example applications demonstrate how to configure the drivers by passing configuration data to the APIs.

The organization of files in the FreeRTOS BSP for i.MX 7Dual release package is focused on ease-of-use. The FreeRTOS BSP for i.MX 7Dual folder hierarchy is organized at the top level with these folders:

Deliverable	Location
Examples	<install_dir>/examples/...
Demo applications	<install_dir>/examples/<board_name>/demo_apps/...
Driver examples	<install_dir>/examples/<board_name>/driver_examples/...
Documentations	<install_dir>/doc/...
Middleware	<install_dir>/middleware/...
Peripheral Driver, Startup Code and Utilities	<install_dir>/platform/...
Cortex Microcontroller Software Interface Standard (CMSIS) ARM Cortex [®] -M header files, DSP library source and lib files.	<install_dir>/platform/CMSIS/...
Processor header file	<install_dir>/platform/devices/<device_name>/include/...
Linker script for each supported toolchain	<install_dir>/platform/devices/<device_name>/linker/...
CMSIS compliant Startup Code	<install_dir>/platform/devices/<device_name>/startup/...
Peripheral Drivers	<install_dir>/platform/drivers/...
Utilities such as debug console	<install_dir>/platform/utilities/...
FreeRTOS Kernel Code	<install_dir>/rtos/FreeRTOS/...
External useful tools	<install_dir>/tools/...

Figure 2: FreeRTOS BSP for i.MX 7Dual folder structure

The other sections of this document describes the API functions for Peripheral Drivers.

Chapter 2

Architectural Overview

This chapter provides the architectural overview for the FreeRTOS BSP for i.MX 7Dual. It describes each layer within the architecture and its associated components.

Overview

The FreeRTOS BSP for i.MX 7Dual architecture consists of six key components listed below.

1. The ARM Cortex Microcontroller Software Interface Standard (CMSIS) core-compliant device-specific header files, SoC Header, and CMSIS DSP libraries.
2. Peripheral Drivers
3. Real-time Operating System (RTOS) — FreeRTOS OS
4. Board-specific configuration
5. Multicore communication stack integrated with FreeRTOS BSP for i.MX 7Dual
6. Applications based on the FreeRTOS BSP architecture

i.MX Processor header files

The FreeRTOS BSP contains CMSIS-compliant device-specific header files which provide direct access to the i.MX Processor peripheral registers. Each supported i.MX device in FreeRTOS BSP has an overall System-on-Chip (SoC) memory-mapped header file. This header file contains the memory map and register base address for each peripheral and the IRQ vector table with associated vector numbers. The overall SoC header file provides an access to the peripheral registers through pointers and predefined masks.

Along with the SoC header files, the FreeRTOS BSP also includes common CMSIS header files for the ARM Cortex-M core and DSP library from the latest CMSIS release. The CMSIS DSP library source code is also included for reference. These files and the above mentioned header files can all be found in the FreeRTOS BSP platform/CMSIS directory.

Peripheral Drivers

The FreeRTOS BSP Peripheral Drivers consists of low-level drivers for the i.MX Series Processor on-chip peripherals. The main goal of this part is to abstract the hardware peripheral register accesses into a set of stateless basic functional operations. The Peripheral Driver itself can be used to build application-specific logic or as building blocks for use-case-driven high-level Drivers. It primarily focuses on the functional control, configuration, and realization of basic peripheral operations. The Peripheral Driver hides register access details and various processor peripheral instantiation differences so that, either an application or high-level Drivers, can be abstracted from the low-level hardware details. Therefore, the hardware peripheral must be accessed through a Peripheral Driver.

The Peripheral Drivers cover the most useful basic APIs for embedded system developers and provide easy-to-use initialization functions. The initialization functions initialization data structure consist of all the necessary parameters to bring Peripherals into use. For example, the UART Driver initialization data structure includes the baud rate, data bits number, number of stop bits, parity error check mode and data transfer direction. Essentially, the Peripheral Driver functional boundary is limited by the peripheral itself.

There is one Peripheral Driver for each peripheral and the Peripheral Driver only accesses the features available within the peripheral. In addition, the Peripheral Driver does not define interrupt service routine entries or support interrupt handling. These tasks must be handled by a high-level Driver or by the user application.

The Peripheral Drivers can be found in the platform/drivers directory.

Design Guidelines

This section summarizes the design guidelines that were used to develop the Peripheral Drivers. It is meant for information purposes and provides more details on the make-up of the Peripheral Drivers. As previously stated, the main goal of the Peripheral Driver is to abstract the hardware details and provide a set of easy-to-use low-level drivers. The Peripheral Driver itself can be used directly by the user application or as building blocks of high-level transaction drivers. The Peripheral Driver is mainly focused on individual functional primitives and makes no assumption of use cases. The Peripheral Driver APIs follow a naming convention that is consistent from one peripheral to the next. This is a summary of the design guidelines used when developing the Peripheral Driver drivers:

- There is a dedicated Peripheral Driver for each individual peripheral.
- Each Peripheral Driver has an initialization function to put the peripheral into a ready-to-use state.
- Each Peripheral Driver has an enable and disable function to enable or disable the peripheral module.
- The Peripheral Driver does not have an internal operation context and should not dynamically allocate memory.
- The Peripheral Driver must remain stateless.
- The Peripheral Driver does not depend on any other software entities or invoke any functions from other peripherals.

The CMSIS startup code contains the vector table with the ISR entry names which are defined as weak symbols. An application is able to redefine the ISR functions with same names to replace the weak references defined in the vector table.

Demo Applications

The Demo Applications in the FreeRTOS BSP provide examples, which show how to build user applications using the FreeRTOS BSP framework. The Demo Applications can be found in the FreeRTOS BSP top-level examples directory. The FreeRTOS BSP includes two types of demo applications:

- Driver Examples that demonstrate the usage of the Peripheral Drivers.
- Demo Applications that provide a reference design based on the features available on the target i.MX Processor and its evaluation boards. This demo is targeted to highlight a certain feature of the SoC for its intended usage, and/or to provide turnkey references using the FreeRTOS BSP peripheral driver library with other integrated software components, such as RPMsg .

Board Configuration

The FreeRTOS BSP drivers make no assumption on board-specific configurations nor do the drivers configure pin muxing, which are part of the board-specific configuration. The FreeRTOS BSP provides board-configuration files that configure pin muxing for applications, clock gating for on-chip peripherals, Resource Domain Controller setting, FreeRTOS OS feature customize setting and functions that can be called before driver initialization. Board Configuration also includes a set of APIs which can help to get the current clock frequency of a peripheral in real-time.

- Pin Muxing configuration is used to set the IOMUX connection between dedicated pins and peripherals.
- Clock settings of the board configuration vary from demo to demo. The clock for peripheral is off by default and should be opened in the demo application's hardware_init file.
- Resource Domain Controller setting varies from demo to demo. The peripheral used by ARM Cortex-M4 core can be set as monopolized or shared with ARM Cortex-A7 Core. The RDC configuration is also located in the hardware_init file of certain demo/application.
- FreeRTOS feature customize settings include settings to maximize kernel performance and functionality or to minimize code size.
- Peripheral clock frequency acquisition function can calculate peripheral clock frequency according to current clock configuration. It can hide the hardware complexity from the user.
- Board Configuration also includes some useful functions such as debug console initialization and so on.

These board-configuration files can be found in the examples/<board_name> directory.

FreeRTOS Operating System

The FreeRTOS BSP drivers are designed to work with or without an RTOS. The FreeRTOS OS provides a common set of service routines for integrated software solutions, and upper-level applications.

Middleware integration

FreeRTOS BSP also integrates multicore communication stack RMPMsg, to offer a complete, easy-to-use, software development kit for the i.MX Processor users who have a need to transfer data between ARM Cortex-A7 an ARM Cortex-M4 Cores.

Memory Division

This section discuss the FreeRTOS BSP demo/example build target location in the memory map and how to build an application/demo for other storage devices.

The demos/examples in FreeRTOS BSP are built for on-chip Tightly Coupled Memory (TCM) in the ARM Cortex-M4 core by default. Running at TCM gives the application the best performance. However, the TCML used to store application image has a 32 KB capacity limit. To overcome this drawback, the user should move the application to a different position in the memory map, for example OCRAM, DDR or QSPI flash.

To build a demo/example image for other memory space, the user doesn't need to change the source code of the demo/example. Only the linker script of the demo/example should be changed. The linker script for i.MX processor device is located in the <install_dir>/platform/devices/<device_name>/linker/<toolchain>. When making modifications, note the following:

- The modified memory space must be a legal space to boot the ARM Cortex-M4 Core.
- The modified memory space must not be occupied by the ARM Cortex-A7 Core.





Chapter 3

Analog-to-Digital Convert (ADC)

3.1 Overview

The FreeRTOS BSP provides a driver for the Analog-to-Digital Converter (ADC) block of i.MX devices.

Modules

- [ADC driver](#)

3.2 ADC driver

3.2.1 Overview

This section describes the programming interface of the ADC driver (platform/drivers/inc/adc_imx7d.h). The Analog-to-Digital Converter (ADC) peripheral driver configures the ADC (12-bit Analog-to-Digital Converter). It handles initialization and configuration of a 12-bit ADC module.

3.2.2 ADC driver model building

ADC driver has three parts:

- **Basic Converter** - This part handles the mechanism that converts the external analog voltage to a digital value. API functions configure the converter.
- **Channel Mux** - Multiple channels share the converter in each ADC instance because of the time division multiplexing. However, the converter can only handle one channel at a time. To get the value of an indicated channel, the channel mux should be set to the connection between an indicated pad and the converter's input. The conversion value during this period is for the channel only. API functions configure the channel.
- **Advance Feature Group** - The advanced feature group covers optional features for applications. These features includes some that are already implemented by hardware, such as the hardware average, hardware compare, different power, and speed mode. APIs configure the advanced features. Although these features are optional, they are recommended to ensure that the ADC performs better, especially for calibration.

3.2.3 ADC initialization

To initialize the ADC driver, prepare a configuration structure and populate it with an available configuration. API functions are designed for typical use cases and facilitate populating the structure.

1. Use the [ADC_Init\(\)](#) function to set the ADC module sample rate and enablement of the level-shifter.

```
void ADC_Init(ADC_Type* base, const adc_init_config_t* initConfig)
```

2. Use the [ADC_LogicChInit\(\)](#) function to initialize ADC Logic channel. It can set the input channel, convert rate, and hardware average number.

```
void ADC_LogicChInit(ADC_Type* base, uint8_t logicCh,  
                    adc_logic_ch_init_config_t* chInitConfig)
```

3. Choose the ADC operation mode with ADC conversion control functions or ADC comparer control functions.

```
void ADC_SetConvertCmd(ADC_Type* base, uint8_t logicCh, bool enable)  
void ADC_TriggerSingleConvert(ADC_Type* base, uint8_t logicCh)  
void ADC_SetCmpMode(ADC_Type* base, uint8_t logicCh, uint8_t cmpMode)
```

4. Set an interrupt mode with interrupt and flag control functions or DMA and FIFO control functions.


```
void ADC_SetIntCmd(ADC_Type* base, uint32_t intSource, bool enable)
void ADC_SetIntSigCmd(ADC_Type* base, uint32_t intSignal, bool enable)
void ADC_SetDmaCmd(ADC_Type* base, bool enable)
```

5. For a low-power performance, use ADC low-power control functions.

```
void ADC_SetClockDownCmd(ADC_Type* base, bool clockDown)
void ADC_SetPowerDownCmd(ADC_Type* base, bool powerDown)
```

3.2.4 ADC Get Result

Use `ADC_GetConvertResult()` to get results.

```
uint16_t ADC_GetConvertResult(ADC_Type* base, uint8_t logicCh)
```

Data Structures

- struct `adc_init_config_t`
ADC module initialization structure. [More...](#)
- struct `adc_logic_ch_init_config_t`
ADC logic channel initialization structure. [More...](#)

Enumerations

- enum `_adc_logic_ch_selection` {
`adcLogicChA = 0x0,`
`adcLogicChB = 0x1,`
`adcLogicChC = 0x2,`
`adcLogicChD = 0x3,`
`adcLogicChSW = 0x4` }
ADC logic channel selection enumeration.
- enum `_adc_average_number` {
`adcAvgNum4 = 0x0,`
`adcAvgNum8 = 0x1,`
`adcAvgNum16 = 0x2,`
`adcAvgNum32 = 0x3` }
ADC hardware average number enumeration.
- enum `_adc_compare_mode` {
`adcCmpModeDisable = 0x0,`
`adcCmpModeGreaterThanLow = 0x1,`
`adcCmpModeLessThanLow = 0x2,`
`adcCmpModeInInterval = 0x3,`
`adcCmpModeGreaterThanHigh = 0x5,`
`adcCmpModeLessThanHigh = 0x6,`
`adcCmpModeOutOffInterval = 0x7` }
ADC build-in comparer work mode configuration enumeration.

ADC driver

- enum `_adc_interrupt` {
 `adcIntLastFifoDataRead` = ADC_INT_EN_LAST_FIFO_DATA_READ_EN_MASK,
 `adcIntConvertTimeoutChSw` = ADC_INT_EN_SW_CH_COV_TO_INT_EN_MASK,
 `adcIntConvertTimeoutChD` = ADC_INT_EN_CHD_COV_TO_INT_EN_MASK,
 `adcIntConvertTimeoutChC` = ADC_INT_EN_CHC_COV_TO_INT_EN_MASK,
 `adcIntConvertTimeoutChB` = ADC_INT_EN_CHB_COV_TO_INT_EN_MASK,
 `adcIntConvertTimeoutChA` = ADC_INT_EN_CHA_COV_TO_INT_EN_MASK,
 `adcIntConvertChSw` = ADC_INT_EN_SW_CH_COV_INT_EN_MASK,
 `adcIntConvertChD` = ADC_INT_EN_CHD_COV_INT_EN_MASK,
 `adcIntConvertChC` = ADC_INT_EN_CHC_COV_INT_EN_MASK,
 `adcIntConvertChB` = ADC_INT_EN_CHB_COV_INT_EN_MASK,
 `adcIntConvertChA` = ADC_INT_EN_CHA_COV_INT_EN_MASK,
 `adcIntFifoOverrun` = ADC_INT_EN_FIFO_OVERRUN_INT_EN_MASK,
 `adcIntFifoUnderrun` = ADC_INT_EN_FIFO_UNDERRUN_INT_EN_MASK,
 `adcIntDmaReachWatermark` = ADC_INT_EN_DMA_REACH_WM_INT_EN_MASK,
 `adcIntCmpChD` = ADC_INT_EN_CHD_CMP_INT_EN_MASK,
 `adcIntCmpChC` = ADC_INT_EN_CHC_CMP_INT_EN_MASK,
 `adcIntCmpChB` = ADC_INT_EN_CHB_CMP_INT_EN_MASK,
 `adcIntCmpChA` = ADC_INT_EN_CHA_CMP_INT_EN_MASK }
 This enumeration contains the settings for all of the ADC interrupt configurations.
- enum `_adc_status_flag` {
 `adcStatusLastFifoDataRead` = ADC_INT_STATUS_LAST_FIFO_DATA_READ_MASK,
 `adcStatusConvertTimeoutChSw` = ADC_INT_STATUS_SW_CH_COV_TO_MASK,
 `adcStatusConvertTimeoutChD` = ADC_INT_STATUS_CHD_COV_TO_MASK,
 `adcStatusConvertTimeoutChC` = ADC_INT_STATUS_CHC_COV_TO_MASK,
 `adcStatusConvertTimeoutChB` = ADC_INT_STATUS_CHB_COV_TO_MASK,
 `adcStatusConvertTimeoutChA` = ADC_INT_STATUS_CHA_COV_TO_MASK,
 `adcStatusConvertChSw` = ADC_INT_STATUS_SW_CH_COV_MASK,
 `adcStatusConvertChD` = ADC_INT_STATUS_CHD_COV_MASK,
 `adcStatusConvertChC` = ADC_INT_STATUS_CHC_COV_MASK,
 `adcStatusConvertChB` = ADC_INT_STATUS_CHB_COV_MASK,
 `adcStatusConvertChA` = ADC_INT_STATUS_CHA_COV_MASK,
 `adcStatusFifoOverrun` = ADC_INT_STATUS_FIFO_OVERRUN_MASK,
 `adcStatusFifoUnderrun` = ADC_INT_STATUS_FIFO_UNDERRUN_MASK,
 `adcStatusDmaReachWatermark` = ADC_INT_STATUS_DMA_REACH_WM_MASK,
 `adcStatusCmpChD` = ADC_INT_STATUS_CHD_CMP_MASK,
 `adcStatusCmpChC` = ADC_INT_STATUS_CHC_CMP_MASK,
 `adcStatusCmpChB` = ADC_INT_STATUS_CHB_CMP_MASK,
 `adcStatusCmpChA` = ADC_INT_STATUS_CHA_CMP_MASK }
 Flag for ADC interrupt/DMA status check or polling status.

ADC Module Initialization and Configuration functions.

- void `ADC_Init` (ADC_Type *base, const `adc_init_config_t` *initConfig)

- *Initialize ADC to reset state and initialize with initialization structure.*
- void [ADC_Deinit](#) (ADC_Type *base)
This function reset ADC module register content to its default value.
- static void [ADC_LevelShifterEnable](#) (ADC_Type *base)
This function Enable ADC module build-in Level Shifter.
- static void [ADC_LevelShifterDisable](#) (ADC_Type *base)
This function Disable ADC module build-in Level Shifter to save power.
- void [ADC_SetSampleRate](#) (ADC_Type *base, uint32_t sampleRate)
This function is used to set ADC module sample rate.

ADC Low power control functions.

- void [ADC_SetClockDownCmd](#) (ADC_Type *base, bool clockDown)
This function is used to stop all digital part power.
- void [ADC_SetPowerDownCmd](#) (ADC_Type *base, bool powerDown)
This function is used to power down ADC analogue core.

ADC Convert Channel Initialization and Configuration functions.

- void [ADC_LogicChInit](#) (ADC_Type *base, uint8_t logicCh, const [adc_logic_ch_init_config_t](#) *ch-InitConfig)
Initialize ADC Logic channel with initialization structure.
- void [ADC_LogicChDeinit](#) (ADC_Type *base, uint8_t logicCh)
Reset target ADC logic channel registers to default value.
- void [ADC_SelectInputCh](#) (ADC_Type *base, uint8_t logicCh, uint8_t inputCh)
Select input channel for target logic channel.
- void [ADC_SetConvertRate](#) (ADC_Type *base, uint8_t logicCh, uint32_t convertRate)
Set ADC conversion rate of target logic channel.
- void [ADC_SetAverageCmd](#) (ADC_Type *base, uint8_t logicCh, bool enable)
Set work state of hardware average feature of target logic channel.
- void [ADC_SetAverageNum](#) (ADC_Type *base, uint8_t logicCh, uint8_t avgNum)
Set hardware average number of target logic channel.

ADC Conversion Control functions.

- void [ADC_SetConvertCmd](#) (ADC_Type *base, uint8_t logicCh, bool enable)
Set continuous convert work mode of target logic channel.
- void [ADC_TriggerSingleConvert](#) (ADC_Type *base, uint8_t logicCh)
Trigger single time convert on target logic channel.
- void [ADC_StopConvert](#) (ADC_Type *base, uint8_t logicCh)
Stop current convert on target logic channel.
- uint16_t [ADC_GetConvertResult](#) (ADC_Type *base, uint8_t logicCh)
Get 12-bit length right aligned convert result.

ADC driver

ADC Comparer Control functions.

- void [ADC_SetCmpMode](#) (ADC_Type *base, uint8_t logicCh, uint8_t cmpMode)
Set the work mode of ADC module build-in comparer on target logic channel.
- void [ADC_SetCmpHighThres](#) (ADC_Type *base, uint8_t logicCh, uint16_t threshold)
Set ADC module build-in comparer high threshold on target logic channel.
- void [ADC_SetCmpLowThres](#) (ADC_Type *base, uint8_t logicCh, uint16_t threshold)
Set ADC module build-in comparer low threshold on target logic channel.
- void [ADC_SetAutoDisableCmd](#) (ADC_Type *base, uint8_t logicCh, bool enable)
Set the working mode of ADC module auto disable feature on target logic channel.

Interrupt and Flag control functions.

- void [ADC_SetIntCmd](#) (ADC_Type *base, uint32_t intSource, bool enable)
Enables or disables ADC interrupt requests.
- void [ADC_SetIntSigCmd](#) (ADC_Type *base, uint32_t intSignal, bool enable)
Enables or disables ADC interrupt flag when interrupt condition met.
- static uint32_t [ADC_GetStatusFlag](#) (ADC_Type *base, uint32_t flags)
Gets the ADC status flag state.
- static void [ADC_ClearStatusFlag](#) (ADC_Type *base, uint32_t flags)
Clear one or more ADC status flag state.

DMA & FIFO control functions.

- void [ADC_SetDmaReset](#) (ADC_Type *base, bool active)
Set the reset state of ADC internal DMA part.
- void [ADC_SetDmaCmd](#) (ADC_Type *base, bool enable)
Set the work mode of ADC DMA part.
- void [ADC_SetDmaFifoCmd](#) (ADC_Type *base, bool enable)
Set the work mode of ADC DMA FIFO part.
- static void [ADC_SetDmaCh](#) (ADC_Type *base, uint32_t logicCh)
Select the logic channel that uses the DMA transfer.
- static void [ADC_SetDmaWatermark](#) (ADC_Type *base, uint32_t watermark)
Set the DMA request trigger watermark.
- static uint32_t [ADC_GetFifoData](#) (ADC_Type *base)
Get the convert result from DMA FIFO.
- static bool [ADC_IsFifoFull](#) (ADC_Type *base)
Get the DMA FIFO full status.
- static bool [ADC_IsFifoEmpty](#) (ADC_Type *base)
Get the DMA FIFO empty status.
- static uint8_t [ADC_GetFifoEntries](#) (ADC_Type *base)
Get the entries number in DMA FIFO.

3.2.5 Data Structure Documentation

3.2.5.1 struct adc_init_config_t

Data Fields

- uint32_t `sampleRate`
The desired ADC sample rate.
- bool `levelShifterEnable`
The level shifter module configuration(Enable to power on ADC module).

3.2.5.1.0.1 Field Documentation

3.2.5.1.0.1.1 uint32_t adc_init_config_t::sampleRate

3.2.5.1.0.1.2 bool adc_init_config_t::levelShifterEnable

3.2.5.2 struct adc_logic_ch_init_config_t

Data Fields

- uint32_t `convertRate`
The continuous rate when continuous sample enabled.
- uint8_t `inputChannel`
The logic channel to be set.
- uint8_t `averageNumber`
The average number for hardware average function.
- bool `coutinuousEnable`
Continuous sample mode enable configuration.
- bool `averageEnable`
Hardware average enable configuration.

ADC driver

3.2.5.2.0.2 Field Documentation

3.2.5.2.0.2.1 `uint32_t adc_logic_ch_init_config_t::convertRate`

3.2.5.2.0.2.2 `uint8_t adc_logic_ch_init_config_t::inputChannel`

3.2.5.2.0.2.3 `uint8_t adc_logic_ch_init_config_t::averageNumber`

3.2.5.2.0.2.4 `bool adc_logic_ch_init_config_t::coutinuousEnable`

3.2.5.2.0.2.5 `bool adc_logic_ch_init_config_t::averageEnable`

3.2.6 Enumeration Type Documentation

3.2.6.1 `enum _adc_logic_ch_selection`

Enumerator

adcLogicChA ADC Logic Channel A.
adcLogicChB ADC Logic Channel B.
adcLogicChC ADC Logic Channel C.
adcLogicChD ADC Logic Channel D.
adcLogicChSW ADC Logic Channel Software.

3.2.6.2 `enum _adc_average_number`

Enumerator

adcAvgNum4 ADC Hardware Average Number is set to 4.
adcAvgNum8 ADC Hardware Average Number is set to 8.
adcAvgNum16 ADC Hardware Average Number is set to 16.
adcAvgNum32 ADC Hardware Average Number is set to 32.

3.2.6.3 `enum _adc_compare_mode`

Enumerator

adcCmpModeDisable ADC build-in comparator is disabled.
adcCmpModeGreaterThanLow ADC build-in comparator is triggered when sample value greater than low threshold.
adcCmpModeLessThanLow ADC build-in comparator is triggered when sample value less than low threshold.
adcCmpModeInInterval ADC build-in comparator is triggered when sample value in interval between low and high threshold.
adcCmpModeGreaterThanHigh ADC build-in comparator is triggered when sample value greater than high threshold.

- adcCmpModeLessThanHigh*** ADC build-in comparator is triggered when sample value less than high threshold.
- adcCmpModeOutOffInterval*** ADC build-in comparator is triggered when sample value out of interval between low and high threshold.

3.2.6.4 enum _adc_interrupt

Enumerator

- adcIntLastFifoDataRead*** Last FIFO Data Read Interrupt Enable.
- adcIntConvertTimeoutChSw*** Software Channel Conversion Time Out Interrupt Enable.
- adcIntConvertTimeoutChD*** Channel D Conversion Time Out Interrupt Enable.
- adcIntConvertTimeoutChC*** Channel C Conversion Time Out Interrupt Enable.
- adcIntConvertTimeoutChB*** Channel B Conversion Time Out Interrupt Enable.
- adcIntConvertTimeoutChA*** Channel A Conversion Time Out Interrupt Enable.
- adcIntConvertChSw*** Software Channel Conversion Interrupt Enable.
- adcIntConvertChD*** Channel D Conversion Interrupt Enable.
- adcIntConvertChC*** Channel C Conversion Interrupt Enable.
- adcIntConvertChB*** Channel B Conversion Interrupt Enable.
- adcIntConvertChA*** Channel A Conversion Interrupt Enable.
- adcIntFifoOverrun*** FIFO overrun Interrupt Enable.
- adcIntFifoUnderrun*** FIFO underrun Interrupt Enable.
- adcIntDmaReachWatermark*** DMA Reach Watermark Level Interrupt Enable.
- adcIntCmpChD*** Channel D Compare Interrupt Enable.
- adcIntCmpChC*** Channel C Compare Interrupt Enable.
- adcIntCmpChB*** Channel B Compare Interrupt Enable.
- adcIntCmpChA*** Channel A Compare Interrupt Enable.

3.2.6.5 enum _adc_status_flag

Enumerator

- adcStatusLastFifoDataRead*** Last FIFO Data Read status flag.
- adcStatusConvertTimeoutChSw*** Software Channel Conversion Time Out status flag.
- adcStatusConvertTimeoutChD*** Channel D Conversion Time Out status flag.
- adcStatusConvertTimeoutChC*** Channel C Conversion Time Out status flag.
- adcStatusConvertTimeoutChB*** Channel B Conversion Time Out status flag.
- adcStatusConvertTimeoutChA*** Channel A Conversion Time Out status flag.
- adcStatusConvertChSw*** Software Channel Conversion status flag.
- adcStatusConvertChD*** Channel D Conversion status flag.
- adcStatusConvertChC*** Channel C Conversion status flag.
- adcStatusConvertChB*** Channel B Conversion status flag.
- adcStatusConvertChA*** Channel A Conversion status flag.

ADC driver

adcStatusFifoOverrun FIFO Overrun status flag.
adcStatusFifoUnderrun FIFO Underrun status flag.
adcStatusDmaReachWatermark DMA Reach Watermark Level status flag.
adcStatusCmpChD Channel D Compare status flag.
adcStatusCmpChC Channel C Compare status flag.
adcStatusCmpChB Channel B Compare status flag.
adcStatusCmpChA Channel A Compare status flag.

3.2.7 Function Documentation

3.2.7.1 void ADC_Init (ADC_Type * *base*, const adc_init_config_t * *initConfig*)

Parameters

<i>base</i>	ADC base pointer.
<i>initConfig</i>	ADC initialization structure.

3.2.7.2 void ADC_Deinit (ADC_Type * *base*)

Parameters

<i>base</i>	ADC base pointer.
-------------	-------------------

3.2.7.3 static void ADC_LevelShifterEnable (ADC_Type * *base*) [inline], [static]

For i.MX 7Dual, Level Shifter should always be enabled.
User can disable Level Shifter to save power.

Parameters

<i>base</i>	ADC base pointer.
-------------	-------------------

3.2.7.4 static void ADC_LevelShifterDisable (ADC_Type * *base*) [inline], [static]

Parameters

<i>base</i>	ADC base pointer.
-------------	-------------------

3.2.7.5 void ADC_SetSampleRate (ADC_Type * *base*, uint32_t *sampleRate*)

Parameters

<i>base</i>	ADC base pointer.
<i>sampleRate</i>	Desired ADC sample rate.

3.2.7.6 void ADC_SetClockDownCmd (ADC_Type * *base*, bool *clockDown*)

Parameters

<i>base</i>	ADC base pointer.
<i>clockDown</i>	Stop all ADC digital part or not. <ul style="list-style-type: none"> • true: Clock down. • false: Clock running.

3.2.7.7 void ADC_SetPowerDownCmd (ADC_Type * *base*, bool *powerDown*)

Before entering into stop-mode, power down ADC analogue core first.

Parameters

<i>base</i>	ADC base pointer.
<i>powerDown</i>	Power down ADC analogue core or not. <ul style="list-style-type: none"> • true: Power down the ADC analogue core. • false: Do not power down the ADC analogue core.

3.2.7.8 void ADC_LogicChInit (ADC_Type * *base*, uint8_t *logicCh*, const adc_logic_ch_init_config_t * *chInitConfig*)

ADC driver

Parameters

<i>base</i>	ADC base pointer.
<i>logicCh</i>	ADC module logic channel selection (see _adc_logic_ch_selection enumeration).
<i>chInitConfig</i>	ADC logic channel initialization structure.

3.2.7.9 void ADC_LogicChDeinit (ADC_Type * *base*, uint8_t *logicCh*)

Parameters

<i>base</i>	ADC base pointer.
<i>logicCh</i>	ADC module logic channel selection (see _adc_logic_ch_selection enumeration).

3.2.7.10 void ADC_SelectInputCh (ADC_Type * *base*, uint8_t *logicCh*, uint8_t *inputCh*)

Parameters

<i>base</i>	ADC base pointer.
<i>logicCh</i>	ADC module logic channel selection (see _adc_logic_ch_selection enumeration).
<i>inputCh</i>	Input channel selection for target logic channel(vary from 0 to 15).

3.2.7.11 void ADC_SetConvertRate (ADC_Type * *base*, uint8_t *logicCh*, uint32_t *convertRate*)

Parameters

<i>base</i>	ADC base pointer.
<i>logicCh</i>	ADC module logic channel selection (see _adc_logic_ch_selection enumeration).
<i>convertRate</i>	ADC conversion rate in Hz.

3.2.7.12 void ADC_SetAverageCmd (ADC_Type * *base*, uint8_t *logicCh*, bool *enable*)

Parameters

<i>base</i>	ADC base pointer.
<i>logicCh</i>	ADC module logic channel selection (see _adc_logic_ch_selection enumeration).
<i>enable</i>	Enable/Disable hardware average <ul style="list-style-type: none"> • true: Enable hardware average of given logic channel. • false: Disable hardware average of given logic channel.

3.2.7.13 void ADC_SetAverageNum (ADC_Type * *base*, uint8_t *logicCh*, uint8_t *avgNum*)

Parameters

<i>base</i>	ADC base pointer.
<i>logicCh</i>	ADC module logic channel selection (see _adc_logic_ch_selection enumeration).
<i>avgNum</i>	hardware average number(should select from _adc_average_number enumeration).

3.2.7.14 void ADC_SetConvertCmd (ADC_Type * *base*, uint8_t *logicCh*, bool *enable*)

Parameters

<i>base</i>	ADC base pointer.
<i>logicCh</i>	ADC module logic channel selection (see _adc_logic_ch_selection enumeration).
<i>enable</i>	Enable/Disable continuous conversion. <ul style="list-style-type: none"> • true: Enable continuous conversion. • false: Disable continuous conversion.

3.2.7.15 void ADC_TriggerSingleConvert (ADC_Type * *base*, uint8_t *logicCh*)

Parameters

ADC driver

<i>base</i>	ADC base pointer.
<i>logicCh</i>	ADC module logic channel selection (see _adc_logic_ch_selection enumeration).

3.2.7.16 void ADC_StopConvert (ADC_Type * *base*, uint8_t *logicCh*)

For logic channel A ~ D, current conversion stops immediately.
For Software channel, this function is waited until current conversion is finished.

Parameters

<i>base</i>	ADC base pointer.
<i>logicCh</i>	ADC module logic channel selection (see _adc_logic_ch_selection enumeration).

3.2.7.17 uint16_t ADC_GetConvertResult (ADC_Type * *base*, uint8_t *logicCh*)

Parameters

<i>base</i>	ADC base pointer.
<i>logicCh</i>	ADC module logic channel selection (see _adc_logic_ch_selection enumeration).

Returns

convert result on target logic channel.

3.2.7.18 void ADC_SetCmpMode (ADC_Type * *base*, uint8_t *logicCh*, uint8_t *cmpMode*)

Parameters

<i>base</i>	ADC base pointer.
<i>logicCh</i>	ADC module logic channel selection (see _adc_logic_ch_selection enumeration).
<i>cmpMode</i>	Comparer work mode selected from _adc_compare_mode enumeration.

3.2.7.19 void ADC_SetCmpHighThres (ADC_Type * *base*, uint8_t *logicCh*, uint16_t *threshold*)

Parameters

<i>base</i>	ADC base pointer.
<i>logicCh</i>	ADC module logic channel selection (see _adc_logic_ch_selection enumeration).
<i>threshold</i>	Comparator threshold in 12-bit unsigned int format.

3.2.7.20 void ADC_SetCmpLowThres (ADC_Type * *base*, uint8_t *logicCh*, uint16_t *threshold*)

Parameters

<i>base</i>	ADC base pointer.
<i>logicCh</i>	ADC module logic channel selection (see _adc_logic_ch_selection enumeration).
<i>threshold</i>	Comparator threshold in 12-bit unsigned int format.

3.2.7.21 void ADC_SetAutoDisableCmd (ADC_Type * *base*, uint8_t *logicCh*, bool *enable*)

This feature can disable continuous conversion when CMP condition matched.

Parameters

<i>base</i>	ADC base pointer.
<i>logicCh</i>	ADC module logic channel selection (see _adc_logic_ch_selection enumeration).
<i>enable</i>	Enable/Disable Auto Disable feature. <ul style="list-style-type: none"> • true: Enable Auto Disable feature. • false: Disable Auto Disable feature.

3.2.7.22 void ADC_SetIntCmd (ADC_Type * *base*, uint32_t *intSource*, bool *enable*)

Parameters

<i>base</i>	ADC base pointer.
<i>intSource</i>	ADC interrupt sources to configuration.
<i>enable</i>	Enable/Disable given ADC interrupt. <ul style="list-style-type: none"> • true: Enable given ADC interrupt. • false: Disable given ADC interrupt.

ADC driver

3.2.7.23 void ADC_SetIntSigCmd (ADC_Type * *base*, uint32_t *intSignal*, bool *enable*)

Parameters

<i>base</i>	ADC base pointer.
<i>intSignal</i>	ADC interrupt signals to configuration (see _adc_interrupt enumeration).
<i>enable</i>	Enable/Disable given ADC interrupt flags. <ul style="list-style-type: none">• true: Enable given ADC interrupt flags.• false: Disable given ADC interrupt flags.

3.2.7.24 static uint32_t ADC_GetStatusFlag (ADC_Type * *base*, uint32_t *flags*) [inline], [static]

Parameters

<i>base</i>	ADC base pointer.
<i>flags</i>	ADC status flag mask defined in _adc_status_flag enumeration.

Returns

ADC status, each bit represents one status flag

3.2.7.25 static void ADC_ClearStatusFlag (ADC_Type * *base*, uint32_t *flags*) [inline], [static]

Parameters

<i>base</i>	ADC base pointer.
<i>flags</i>	ADC status flag mask defined in _adc_status_flag enumeration.

3.2.7.26 void ADC_SetDmaReset (ADC_Type * *base*, bool *active*)

Parameters

<i>base</i>	ADC base pointer.
<i>active</i>	Reset DMA & DMA FIFO or not. <ul style="list-style-type: none"> • true: Reset the DMA and DMA FIFO return to its reset value. • false: Do not reset DMA and DMA FIFO.

3.2.7.27 void ADC_SetDmaCmd (ADC_Type * *base*, bool *enable*)

Parameters

<i>base</i>	ADC base pointer.
<i>enable</i>	Enable/Disable ADC DMA part. <ul style="list-style-type: none"> • true: Enable DMA, the data in DMA FIFO should move by SDMA. • false: Disable DMA, the data in DMA FIFO can only move by CPU.

3.2.7.28 void ADC_SetDmaFifoCmd (ADC_Type * *base*, bool *enable*)

Parameters

<i>base</i>	ADC base pointer.
<i>enable</i>	Enable/Disable DMA FIFO. <ul style="list-style-type: none"> • true: Enable DMA FIFO. • false: Disable DMA FIFO.

3.2.7.29 static void ADC_SetDmaCh (ADC_Type * *base*, uint32_t *logicCh*) [inline], [static]

Parameters

<i>base</i>	ADC base pointer.
<i>logicCh</i>	ADC module logic channel selection (see _adc_logic_ch_selection enumeration).

ADC driver

3.2.7.30 `static void ADC_SetDmaWatermark (ADC_Type * base, uint32_t watermark)`
`[inline], [static]`

Parameters

<i>base</i>	ADC base pointer.
<i>watermark</i>	DMA request trigger watermark.

3.2.7.31 static uint32_t ADC_GetFifoData (ADC_Type * *base*) [inline], [static]

Data position:

DMA_FIFO_DATA1 (27~16bits)

DMA_FIFO_DATA0 (11~0bits)

Parameters

<i>base</i>	ADC base pointer.
-------------	-------------------

Returns

Get 2 ADC transfer result from DMA FIFO.

3.2.7.32 static bool ADC_IsFifoFull (ADC_Type * *base*) [inline], [static]

Parameters

<i>base</i>	ADC base pointer.
-------------	-------------------

Return values

<i>true,:</i>	DMA FIFO full.
<i>false,:</i>	DMA FIFO not full.

3.2.7.33 static bool ADC_IsFifoEmpty (ADC_Type * *base*) [inline], [static]

Parameters

<i>base</i>	ADC base pointer.
-------------	-------------------

ADC driver

Return values

<i>true,:</i>	DMA FIFO is empty.
<i>false,:</i>	DMA FIFO is not empty.

3.2.7.34 static uint8_t ADC_GetFifoEntries (ADC_Type * *base*) [inline], [static]

Parameters

<i>base</i>	ADC base pointer.
-------------	-------------------

Returns

The numbers of data in DMA FIFO.



Chapter 4

Clock Control Module (CCM)

4.1 Overview

The FreeRTOS BSP provides a driver for the Clock Control Module (CCM) block of i.MX devices.

Modules

- [CCM Analog driver](#)
- [CCM driver](#)

4.2 CCM Analog driver

4.2.1 Overview

The chapter describes the programming interface of the CCM Analog driver (platform/drivers/inc/ccm_analog_imx7d.h). The Clock Control Module (CCM) Analog part provides the PLL and PFD control. The CCM Analog driver provides a set of APIs to access the control registers, including these services:

- PLL power, gate, lock status, and output frequency
- PFD gate, stable, fraction, and output frequency

4.2.2 PLL power, gate, lock status, and output frequency

PLL uses OSC as an external reference clock. To use CCM PLL, ensure that the reference clock is set correctly.

PLL can be powered up/down by the POWERDOWN bit in the PLL register. If no peripheral is running with the clock derived from this PLL, the PLL can be powered down to save power. Use the [CCM_ANALOG_PowerUpPll\(\)](#) and [CCM_ANALOG_PowerDownPll\(\)](#) functions for this purpose.

PLL can be bypassed and peripherals can use PLL as a clock source to get the OSC frequency in bypassed mode. This is a legacy method for i.MX series. However it is not recommended for the i.MX 7Dual because all peripherals can directly select the OSC as a clock source and it does not make sense to force the PLL bypass. Use the [CCM_ANALOG_SetPllBypass\(\)](#) and [CCM_ANALOG_IsPllBypassed\(\)](#) functions to set and get the status of the PLL bypass mode.

After power up, the PLL clock is still not available for use. The PLL clock functions [CCM_ANALOG_EnablePllClock\(\)](#) and [CCM_ANALOG_DisablePllClock\(\)](#) can be used to control the clock output.

After enabling the PLL, check whether the PLL is locked before it is used by peripherals by using the [CCM_ANALOG_IsPllLocked\(\)](#) function.

Some clock gates allow/forbid the PLL clock outputting to the system. [CCM_ANALOG_EnablePfdClock\(\)](#) and [CCM_ANALOG_DisablePfdClock\(\)](#) functions in the PFD control API can provide such control.

To help getting the current system PLL frequency easier, [CCM_ANALOG_GetSysPllFreq\(\)](#) is provided to get the clock frequency in hertz.

4.2.3 PFD gate, stable, fraction, and output frequency

The system PLL is equipped with the Phase Fractional Dividers (PFD) to generate the additional frequencies required by the different functional blocks.

[CCM_ANALOG_EnablePfdClock\(\)](#) and [CCM_ANALOG_DisablePfdClock\(\)](#) are used to allow clock outputting to functional blocks or not. In addition to the PFD clocks, some system PLL's clock output is also controlled by these functions.

After enabling the PFD clock, make sure if the PFD clock is stable before getting it used by peripherals. Call `CCM_ANALOG_IsPfdStable()` to get the status.

To get different frequencies, fractions are needed. Call `CCM_ANALOG_SetPfdFrac()` to set fraction to get your required frequency. Call `CCM_ANALOG_GetPfdFrac()` to get current setting of fraction.

To help getting current PFD frequency easier, `CCM_ANALOG_GetPfdFreq()` is provided to get PFD clock frequency in HZ.

Enumerations

- enum `_ccm_analog_pll_control` {
 - `ccmAnalogPllArmControl` = CCM_ANALOG_TUPLE(PLL_ARM, CCM_ANALOG_PLL_ARM_POWERDOWN_SHIFT),
 - `ccmAnalogPllDdrControl` = CCM_ANALOG_TUPLE(PLL_DDR, CCM_ANALOG_PLL_DDR_POWERDOWN_SHIFT),
 - `ccmAnalogPll480Control` = CCM_ANALOG_TUPLE(PLL_480, CCM_ANALOG_PLL_480_POWERDOWN_SHIFT),
 - `ccmAnalogPllEnetControl` = CCM_ANALOG_TUPLE(PLL_ENET, CCM_ANALOG_PLL_ENET_POWERDOWN_SHIFT),
 - `ccmAnalogPllAudioControl` = CCM_ANALOG_TUPLE(PLL_AUDIO, CCM_ANALOG_PLL_AUDIO_POWERDOWN_SHIFT),
 - `ccmAnalogPllVideoControl` = CCM_ANALOG_TUPLE(PLL_VIDEO, CCM_ANALOG_PLL_VIDEO_POWERDOWN_SHIFT) }

PLL control names for PLL power/bypass/lock operations.
- enum `_ccm_analog_pll_clock` {
 - `ccmAnalogPllArmClock` = CCM_ANALOG_TUPLE(PLL_ARM, CCM_ANALOG_PLL_ARM_ENABLE_CLK_SHIFT),
 - `ccmAnalogPllDdrClock` = CCM_ANALOG_TUPLE(PLL_DDR, CCM_ANALOG_PLL_DDR_ENABLE_CLK_SHIFT),
 - `ccmAnalogPllDdrDiv2Clock` = CCM_ANALOG_TUPLE(PLL_DDR, CCM_ANALOG_PLL_DDR_DIV2_ENABLE_CLK_SHIFT),
 - `ccmAnalogPll480Clock` = CCM_ANALOG_TUPLE(PLL_480, CCM_ANALOG_PLL_480_ENABLE_CLK_SHIFT),
 - `ccmAnalogPllEnet25MhzClock` = CCM_ANALOG_TUPLE(PLL_ENET, CCM_ANALOG_PLL_ENET_ENABLE_CLK_25MHZ_SHIFT),
 - `ccmAnalogPllEnet40MhzClock` = CCM_ANALOG_TUPLE(PLL_ENET, CCM_ANALOG_PLL_ENET_ENABLE_CLK_40MHZ_SHIFT),
 - `ccmAnalogPllEnet50MhzClock` = CCM_ANALOG_TUPLE(PLL_ENET, CCM_ANALOG_PLL_ENET_ENABLE_CLK_50MHZ_SHIFT),
 - `ccmAnalogPllEnet100MhzClock` = CCM_ANALOG_TUPLE(PLL_ENET, CCM_ANALOG_PLL_ENET_ENABLE_CLK_100MHZ_SHIFT),
 - `ccmAnalogPllEnet125MhzClock` = CCM_ANALOG_TUPLE(PLL_ENET, CCM_ANALOG_PLL_ENET_ENABLE_CLK_125MHZ_SHIFT),
 - `ccmAnalogPllEnet250MhzClock` = CCM_ANALOG_TUPLE(PLL_ENET, CCM_ANALOG_PLL_ENET_ENABLE_CLK_250MHZ_SHIFT),

CCM Analog driver

```
L_ENET_ENABLE_CLK_250MHZ_SHIFT),  
ccmAnalogPllEnet500MhzClock = CCM_ANALOG_TUPLE(PLL_ENET, CCM_ANALOG_PL-  
L_ENET_ENABLE_CLK_500MHZ_SHIFT),  
ccmAnalogPllAudioClock = CCM_ANALOG_TUPLE(PLL_AUDIO, CCM_ANALOG_PLL_A-  
UDIO_ENABLE_CLK_SHIFT),  
ccmAnalogPllVideoClock = CCM_ANALOG_TUPLE(PLL_VIDEO, CCM_ANALOG_PLL_VI-  
DEO_ENABLE_CLK_SHIFT) }
```

PLL clock names for clock enable/disable settings.

- enum `_ccm_analog_pfd_clkgate` {
`ccmAnalogMainDiv1ClkGate` = CCM_ANALOG_TUPLE(PLL_480, CCM_ANALOG_PLL_480-
_MAIN_DIV1_CLKGATE_SHIFT),
`ccmAnalogMainDiv2ClkGate` = CCM_ANALOG_TUPLE(PLL_480, CCM_ANALOG_PLL_480-
_MAIN_DIV2_CLKGATE_SHIFT),
`ccmAnalogMainDiv4ClkGate` = CCM_ANALOG_TUPLE(PLL_480, CCM_ANALOG_PLL_480-
_MAIN_DIV4_CLKGATE_SHIFT),
`ccmAnalogPfd0Div2ClkGate` = CCM_ANALOG_TUPLE(PLL_480, CCM_ANALOG_PLL_480-
_PFD0_DIV2_CLKGATE_SHIFT),
`ccmAnalogPfd1Div2ClkGate` = CCM_ANALOG_TUPLE(PLL_480, CCM_ANALOG_PLL_480-
_PFD1_DIV2_CLKGATE_SHIFT),
`ccmAnalogPfd2Div2ClkGate` = CCM_ANALOG_TUPLE(PLL_480, CCM_ANALOG_PLL_480-
_PFD2_DIV2_CLKGATE_SHIFT),
`ccmAnalogPfd0Div1ClkGate` = CCM_ANALOG_TUPLE(PFD_480A, CCM_ANALOG_PFD_-
480A_PFD0_DIV1_CLKGATE_SHIFT),
`ccmAnalogPfd1Div1ClkGate` = CCM_ANALOG_TUPLE(PFD_480A, CCM_ANALOG_PFD_-
480A_PFD1_DIV1_CLKGATE_SHIFT),
`ccmAnalogPfd2Div1ClkGate` = CCM_ANALOG_TUPLE(PFD_480A, CCM_ANALOG_PFD_-
480A_PFD2_DIV1_CLKGATE_SHIFT),
`ccmAnalogPfd3Div1ClkGate` = CCM_ANALOG_TUPLE(PFD_480A, CCM_ANALOG_PFD_-
480A_PFD3_DIV1_CLKGATE_SHIFT),
`ccmAnalogPfd4Div1ClkGate` = CCM_ANALOG_TUPLE(PFD_480B, CCM_ANALOG_PFD_-
480B_PFD4_DIV1_CLKGATE_SHIFT),
`ccmAnalogPfd5Div1ClkGate` = CCM_ANALOG_TUPLE(PFD_480B, CCM_ANALOG_PFD_-
480B_PFD5_DIV1_CLKGATE_SHIFT),
`ccmAnalogPfd6Div1ClkGate` = CCM_ANALOG_TUPLE(PFD_480B, CCM_ANALOG_PFD_-
480B_PFD6_DIV1_CLKGATE_SHIFT),
`ccmAnalogPfd7Div1ClkGate` = CCM_ANALOG_TUPLE(PFD_480B, CCM_ANALOG_PFD_-
480B_PFD7_DIV1_CLKGATE_SHIFT) }

PFD gate names for clock gate settings, clock source is system PLL(PLL_480)

- enum `_ccm_analog_pfd_frac` {
`ccmAnalogPfd0Frac` = CCM_ANALOG_TUPLE(PFD_480A, CCM_ANALOG_PFD_480A_PF-
D0_FRAC_SHIFT),
`ccmAnalogPfd1Frac` = CCM_ANALOG_TUPLE(PFD_480A, CCM_ANALOG_PFD_480A_PF-
D1_FRAC_SHIFT),
`ccmAnalogPfd2Frac` = CCM_ANALOG_TUPLE(PFD_480A, CCM_ANALOG_PFD_480A_PF-

```

D2_FRAC_SHIFT),
ccmAnalogPfd3Frac = CCM_ANALOG_TUPLE(PFD_480A, CCM_ANALOG_PFD_480A_PFD3_FRAC_SHIFT),
ccmAnalogPfd4Frac = CCM_ANALOG_TUPLE(PFD_480B, CCM_ANALOG_PFD_480B_PFD4_FRAC_SHIFT),
ccmAnalogPfd5Frac = CCM_ANALOG_TUPLE(PFD_480B, CCM_ANALOG_PFD_480B_PFD5_FRAC_SHIFT),
ccmAnalogPfd6Frac = CCM_ANALOG_TUPLE(PFD_480B, CCM_ANALOG_PFD_480B_PFD6_FRAC_SHIFT),
ccmAnalogPfd7Frac = CCM_ANALOG_TUPLE(PFD_480B, CCM_ANALOG_PFD_480B_PFD7_FRAC_SHIFT) }

```

PFD fraction names for clock fractional divider operations.

- enum `_ccm_analog_pfd_stable` {

```

ccmAnalogPfd0Stable = CCM_ANALOG_TUPLE(PFD_480A, CCM_ANALOG_PFD_480A_PFD0_STABLE_SHIFT),
ccmAnalogPfd1Stable = CCM_ANALOG_TUPLE(PFD_480A, CCM_ANALOG_PFD_480A_PFD1_STABLE_SHIFT),
ccmAnalogPfd2Stable = CCM_ANALOG_TUPLE(PFD_480A, CCM_ANALOG_PFD_480A_PFD2_STABLE_SHIFT),
ccmAnalogPfd3Stable = CCM_ANALOG_TUPLE(PFD_480A, CCM_ANALOG_PFD_480A_PFD3_STABLE_SHIFT),
ccmAnalogPfd4Stable = CCM_ANALOG_TUPLE(PFD_480B, CCM_ANALOG_PFD_480B_PFD4_STABLE_SHIFT),
ccmAnalogPfd5Stable = CCM_ANALOG_TUPLE(PFD_480B, CCM_ANALOG_PFD_480B_PFD5_STABLE_SHIFT),
ccmAnalogPfd6Stable = CCM_ANALOG_TUPLE(PFD_480B, CCM_ANALOG_PFD_480B_PFD6_STABLE_SHIFT),
ccmAnalogPfd7Stable = CCM_ANALOG_TUPLE(PFD_480B, CCM_ANALOG_PFD_480B_PFD7_STABLE_SHIFT) }

```

PFD stable names for clock stable query.

CCM Analog PLL Operatoin Functions

- static void `CCM_ANALOG_PowerUpPll` (CCM_ANALOG_Type *base, uint32_t pllControl)
 - Power up PLL.*
- static void `CCM_ANALOG_PowerDownPll` (CCM_ANALOG_Type *base, uint32_t pllControl)
 - Power down PLL.*
- static void `CCM_ANALOG_SetPllBypass` (CCM_ANALOG_Type *base, uint32_t pllControl, bool bypass)
 - PLL bypass setting.*
- static bool `CCM_ANALOG_IsPllBypassed` (CCM_ANALOG_Type *base, uint32_t pllControl)
 - Check if PLL is bypassed.*
- static bool `CCM_ANALOG_IsPllLocked` (CCM_ANALOG_Type *base, uint32_t pllControl)
 - Check if PLL clock is locked.*
- static void `CCM_ANALOG_EnablePllClock` (CCM_ANALOG_Type *base, uint32_t pllClock)
 - Enable PLL clock.*

CCM Analog driver

- static void [CCM_ANALOG_DisablePllClock](#) (CCM_ANALOG_Type *base, uint32_t pllClock)
Disable PLL clock.
- uint32_t [CCM_ANALOG_GetArmPllFreq](#) (CCM_ANALOG_Type *base)
Get ARM PLL clock frequency.
- uint32_t [CCM_ANALOG_GetSysPllFreq](#) (CCM_ANALOG_Type *base)
Get System PLL (PLL_480) clock frequency.
- uint32_t [CCM_ANALOG_GetDdrPllFreq](#) (CCM_ANALOG_Type *base)
Get DDR PLL clock frequency.
- uint32_t [CCM_ANALOG_GetEnetPllFreq](#) (CCM_ANALOG_Type *base)
Get ENET PLL clock frequency.
- uint32_t [CCM_ANALOG_GetAudioPllFreq](#) (CCM_ANALOG_Type *base)
Get Audio PLL clock frequency.
- uint32_t [CCM_ANALOG_GetVideoPllFreq](#) (CCM_ANALOG_Type *base)
Get Video PLL clock frequency.

CCM Analog PFD Operatoin Functions

- static void [CCM_ANALOG_EnablePfdClock](#) (CCM_ANALOG_Type *base, uint32_t pfdClkGate)
Enable PFD clock.
- static void [CCM_ANALOG_DisablePfdClock](#) (CCM_ANALOG_Type *base, uint32_t pfdClkGate)
Disable PFD clock.
- static bool [CCM_ANALOG_IsPfdStable](#) (CCM_ANALOG_Type *base, uint32_t pfdStable)
Check if PFD clock is stable.
- static void [CCM_ANALOG_SetPfdFrac](#) (CCM_ANALOG_Type *base, uint32_t pfdFrac, uint32_t value)
Set PFD clock fraction.
- static uint32_t [CCM_ANALOG_GetPfdFrac](#) (CCM_ANALOG_Type *base, uint32_t pfdFrac)
Get PFD clock fraction.
- uint32_t [CCM_ANALOG_GetPfdFreq](#) (CCM_ANALOG_Type *base, uint32_t pfdFrac)
Get PFD clock frequency.

4.2.4 Enumeration Type Documentation

4.2.4.1 enum _ccm_analog_pll_control

These constants define the PLL control names for PLL power/bypass/lock operations.

- 0:15: REG offset to CCM_ANALOG_BASE in bytes.
- 16:20: Power down bit shift.

Enumerator

ccmAnalogPllArmControl CCM Analog ARM PLL Control.
ccmAnalogPllDdrControl CCM Analog DDR PLL Control.
ccmAnalogPll480Control CCM Analog 480M PLL Control.
ccmAnalogPllEnetControl CCM Analog Ethernet PLL Control.

ccmAnalogPllAudioControl CCM Analog AUDIO PLL Control.
ccmAnalogPllVideoControl CCM Analog VIDEO PLL Control.

4.2.4.2 enum _ccm_analog_pll_clock

These constants define the PLL clock names for PLL clock enable/disable operations.

- 0:15: REG offset to CCM_ANALOG_BASE in bytes.
- 16:20: Clock enable bit shift.

Enumerator

ccmAnalogPllArmClock CCM Analog ARM PLL Clock.
ccmAnalogPllDdrClock CCM Analog DDR PLL Clock.
ccmAnalogPllDdrDiv2Clock CCM Analog DDR PLL divided by 2 Clock.
ccmAnalogPll480Clock CCM Analog 480M PLL Clock.
ccmAnalogPllEnet25MhzClock CCM Analog Ethernet 25M PLL Clock.
ccmAnalogPllEnet40MhzClock CCM Analog Ethernet 40M PLL Clock.
ccmAnalogPllEnet50MhzClock CCM Analog Ethernet 50M PLL Clock.
ccmAnalogPllEnet100MhzClock CCM Analog Ethernet 100M PLL Clock.
ccmAnalogPllEnet125MhzClock CCM Analog Ethernet 125M PLL Clock.
ccmAnalogPllEnet250MhzClock CCM Analog Ethernet 250M PLL Clock.
ccmAnalogPllEnet500MhzClock CCM Analog Ethernet 500M PLL Clock.
ccmAnalogPllAudioClock CCM Analog AUDIO PLL Clock.
ccmAnalogPllVideoClock CCM Analog VIDEO PLL Clock.

4.2.4.3 enum _ccm_analog_pfd_clkgate

These constants define the PFD gate names for PFD clock enable/disable operations.

- 0:15: REG offset to CCM_ANALOG_BASE in bytes.
- 16:20: Clock gate bit shift.

Enumerator

ccmAnalogMainDiv1ClkGate CCM Analog 480 MAIN DIV1 Clock Gate.
ccmAnalogMainDiv2ClkGate CCM Analog 480 MAIN DIV2 Clock Gate.
ccmAnalogMainDiv4ClkGate CCM Analog 480 MAIN DIV4 Clock Gate.
ccmAnalogPfd0Div2ClkGate CCM Analog 480 PFD0 DIV2 Clock Gate.
ccmAnalogPfd1Div2ClkGate CCM Analog 480 PFD1 DIV2 Clock Gate.
ccmAnalogPfd2Div2ClkGate CCM Analog 480 PFD2 DIV2 Clock Gate.
ccmAnalogPfd0Div1ClkGate CCM Analog 480A PFD0 DIV1 Clock Gate.
ccmAnalogPfd1Div1ClkGate CCM Analog 480A PFD1 DIV1 Clock Gate.
ccmAnalogPfd2Div1ClkGate CCM Analog 480A PFD2 DIV1 Clock Gate.

CCM Analog driver

<i>ccmAnalogPfd3Div1ClkGate</i>	CCM Analog 480A PFD3 DIV1 Clock Gate.
<i>ccmAnalogPfd4Div1ClkGate</i>	CCM Analog 480B PFD4 DIV1 Clock Gate.
<i>ccmAnalogPfd5Div1ClkGate</i>	CCM Analog 480B PFD5 DIV1 Clock Gate.
<i>ccmAnalogPfd6Div1ClkGate</i>	CCM Analog 480B PFD6 DIV1 Clock Gate.
<i>ccmAnalogPfd7Div1ClkGate</i>	CCM Analog 480B PFD7 DIV1 Clock Gate.

4.2.4.4 enum _ccm_analog_pfd_frac

These constants define the PFD fraction names for PFD fractional divider operations.

- 0:15: REG offset to CCM_ANALOG_BASE in bytes.
- 16:20: Fraction bits shift.

Enumerator

<i>ccmAnalogPfd0Frac</i>	CCM Analog 480A PFD0 fractional divider.
<i>ccmAnalogPfd1Frac</i>	CCM Analog 480A PFD1 fractional divider.
<i>ccmAnalogPfd2Frac</i>	CCM Analog 480A PFD2 fractional divider.
<i>ccmAnalogPfd3Frac</i>	CCM Analog 480A PFD3 fractional divider.
<i>ccmAnalogPfd4Frac</i>	CCM Analog 480B PFD4 fractional divider.
<i>ccmAnalogPfd5Frac</i>	CCM Analog 480B PFD5 fractional divider.
<i>ccmAnalogPfd6Frac</i>	CCM Analog 480B PFD6 fractional divider.
<i>ccmAnalogPfd7Frac</i>	CCM Analog 480B PFD7 fractional divider.

4.2.4.5 enum _ccm_analog_pfd_stable

These constants define the PFD stable names for clock stable query.

- 0:15: REG offset to CCM_ANALOG_BASE in bytes.
- 16:20: Stable bit shift.

Enumerator

<i>ccmAnalogPfd0Stable</i>	CCM Analog 480A PFD0 clock stable query.
<i>ccmAnalogPfd1Stable</i>	CCM Analog 480A PFD1 clock stable query.
<i>ccmAnalogPfd2Stable</i>	CCM Analog 480A PFD2 clock stable query.
<i>ccmAnalogPfd3Stable</i>	CCM Analog 480A PFD3 clock stable query.
<i>ccmAnalogPfd4Stable</i>	CCM Analog 480B PFD4 clock stable query.
<i>ccmAnalogPfd5Stable</i>	CCM Analog 480B PFD5 clock stable query.
<i>ccmAnalogPfd6Stable</i>	CCM Analog 480B PFD6 clock stable query.
<i>ccmAnalogPfd7Stable</i>	CCM Analog 480B PFD7 clock stable query.

4.2.5 Function Documentation

4.2.5.1 `static void CCM_ANALOG_PowerUpPII (CCM_ANALOG_Type * base, uint32_t pllControl) [inline],[static]`

CCM Analog driver

Parameters

<i>base</i>	CCM_ANALOG base pointer.
<i>pllControl</i>	PLL control name (see _ccm_analog_pll_control enumeration)

4.2.5.2 `static void CCM_ANALOG_PowerDownPll (CCM_ANALOG_Type * base, uint32_t pllControl) [inline], [static]`

Parameters

<i>base</i>	CCM_ANALOG base pointer.
<i>pllControl</i>	PLL control name (see _ccm_analog_pll_control enumeration)

4.2.5.3 `static void CCM_ANALOG_SetPllBypass (CCM_ANALOG_Type * base, uint32_t pllControl, bool bypass) [inline], [static]`

Parameters

<i>base</i>	CCM_ANALOG base pointer.
<i>pllControl</i>	PLL control name (see _ccm_analog_pll_control enumeration)
<i>bypass</i>	Bypass the PLL. <ul style="list-style-type: none">• true: Bypass the PLL.• false: Do not bypass the PLL.

4.2.5.4 `static bool CCM_ANALOG_IsPllBypassed (CCM_ANALOG_Type * base, uint32_t pllControl) [inline], [static]`

Parameters

<i>base</i>	CCM_ANALOG base pointer.
<i>pllControl</i>	PLL control name (see _ccm_analog_pll_control enumeration)

Returns

PLL bypass status.

- true: The PLL is bypassed.
- false: The PLL is not bypassed.

4.2.5.5 `static bool CCM_ANALOG_IsPIILocked (CCM_ANALOG_Type * base, uint32_t
pllControl) [inline],[static]`

CCM Analog driver

Parameters

<i>base</i>	CCM_ANALOG base pointer.
<i>pllControl</i>	PLL control name (see _ccm_analog_pll_control enumeration)

Returns

PLL lock status.

- true: The PLL clock is locked.
- false: The PLL clock is not locked.

4.2.5.6 static void CCM_ANALOG_EnablePIIClock (CCM_ANALOG_Type * *base*, uint32_t *pllClock*) [inline], [static]

Parameters

<i>base</i>	CCM_ANALOG base pointer.
<i>pllClock</i>	PLL clock name (see _ccm_analog_pll_clock enumeration)

4.2.5.7 static void CCM_ANALOG_DisablePIIClock (CCM_ANALOG_Type * *base*, uint32_t *pllClock*) [inline], [static]

Parameters

<i>base</i>	CCM_ANALOG base pointer.
<i>pllClock</i>	PLL clock name (see _ccm_analog_pll_clock enumeration)

4.2.5.8 uint32_t CCM_ANALOG_GetArmPIIFreq (CCM_ANALOG_Type * *base*)

Parameters

<i>base</i>	CCM_ANALOG base pointer.
-------------	--------------------------

Returns

ARM PLL clock frequency in Hz

4.2.5.9 uint32_t CCM_ANALOG_GetSysPIIFreq (CCM_ANALOG_Type * *base*)

Parameters

<i>base</i>	CCM_ANALOG base pointer.
-------------	--------------------------

Returns

System PLL clock frequency in Hz

4.2.5.10 uint32_t CCM_ANALOG_GetDdrPIIFreq (CCM_ANALOG_Type * *base*)

Parameters

<i>base</i>	CCM_ANALOG base pointer.
-------------	--------------------------

Returns

DDR PLL clock frequency in Hz

4.2.5.11 uint32_t CCM_ANALOG_GetEnetPIIFreq (CCM_ANALOG_Type * *base*)

Parameters

<i>base</i>	CCM_ANALOG base pointer.
-------------	--------------------------

Returns

ENET PLL clock frequency in Hz

4.2.5.12 uint32_t CCM_ANALOG_GetAudioPIIFreq (CCM_ANALOG_Type * *base*)

Parameters

<i>base</i>	CCM_ANALOG base pointer.
-------------	--------------------------

Returns

Audio PLL clock frequency in Hz

4.2.5.13 uint32_t CCM_ANALOG_GetVideoPIIFreq (CCM_ANALOG_Type * *base*)

CCM Analog driver

Parameters

<i>base</i>	CCM_ANALOG base pointer.
-------------	--------------------------

Returns

Video PLL clock frequency in Hz

4.2.5.14 `static void CCM_ANALOG_EnablePfdClock (CCM_ANALOG_Type * base,
uint32_t pfdClkGate) [inline], [static]`

Parameters

<i>base</i>	CCM_ANALOG base pointer.
<i>pfdClkGate</i>	PFD clock gate (see _ccm_analog_pfd_clkgate enumeration)

4.2.5.15 `static void CCM_ANALOG_DisablePfdClock (CCM_ANALOG_Type * base,
uint32_t pfdClkGate) [inline], [static]`

Parameters

<i>base</i>	CCM_ANALOG base pointer.
<i>pfdClkGate</i>	PFD clock gate (see _ccm_analog_pfd_clkgate enumeration)

4.2.5.16 `static bool CCM_ANALOG_IsPfdStable (CCM_ANALOG_Type * base, uint32_t
pfdStable) [inline], [static]`

Parameters

<i>base</i>	CCM_ANALOG base pointer.
<i>pfdStable</i>	PFD stable identifier (see _ccm_analog_pfd_stable enumeration)

Returns

PFD clock stable status.

- true: The PFD clock is stable.
- false: The PFD clock is not stable.

4.2.5.17 `static void CCM_ANALOG_SetPfdFrac (CCM_ANALOG_Type * base, uint32_t pfdFrac, uint32_t value) [inline], [static]`

CCM Analog driver

Parameters

<i>base</i>	CCM_ANALOG base pointer.
<i>pdfFrac</i>	PFD clock fraction (see _ccm_analog_pfd_frac enumeration)
<i>value</i>	PFD clock fraction value

4.2.5.18 `static uint32_t CCM_ANALOG_GetPfdFrac (CCM_ANALOG_Type * base,
uint32_t pdfFrac) [inline], [static]`

Parameters

<i>base</i>	CCM_ANALOG base pointer.
<i>pdfFrac</i>	PFD clock fraction (see _ccm_analog_pfd_frac enumeration)

Returns

PFD clock fraction value

4.2.5.19 `uint32_t CCM_ANALOG_GetPfdFreq (CCM_ANALOG_Type * base, uint32_t
pdfFrac)`

Parameters

<i>base</i>	CCM_ANALOG base pointer.
<i>pdfFrac</i>	PFD clock fraction (see _ccm_analog_pfd_frac enumeration)

Returns

PFD clock frequency in Hz

4.3 CCM driver

4.3.1 Overview

The chapter describes the programming interface of the CCM driver (`platform/drivers/inc/ccm_imx7d.h`). The Clock Control Module (CCM) provides clock routing, divider, and gate control. The CCM driver provides a set of APIs to access these control registers, including these services:

- Clock routing
- Clock divider
- Clock gate

4.3.2 Clock routing

Every CPU, bus, and peripheral can select one out of maximum 8 clock roots as the clock source. The clock root varies from OSC, PLL, PFD to external sources. Each CPU, bus or peripheral might have different sources to select. Use [CCM_SetRootMux\(\)](#) and [CCM_GetRootMux\(\)](#) functions to set and get clock source. Before that, the clock node (which CPU, bus or peripheral) should be decided, and enumeration `ccm_root_control` used for this purpose. The clock source is also enumerated by `_ccm_rootmux<node>` and every clock node has its own definition.

To make the clock source work, one additional operation is needed. Use [CCM_EnableRoot\(\)](#) function to make the selection effective and [CCM_DisableRoot\(\)](#) function to break the routing. To check whether the clock source is effective, use [CCM_IsRootEnabled\(\)](#).

4.3.3 Clock divider

The clock root often has a high frequency, and, in many use cases, it needs to be divided before routing to the functional block. That's why the divider is introduced. Bus and peripheral clock slice in i.MX 7Dual have pre and post dividers and CPU slice has only post divider. Use [CCM_SetRootDivider\(\)](#) function to set the dividers and [CCM_GetRootDivider\(\)](#) function to get the current divider setting.

In many use cases, clock routing and divider needs to be set at once. To facilitate such usage, use the [CCM_UpdateRoot\(\)](#) function.

4.3.4 Clock gate

After clock routing and divider are properly set, the final step to output clock to functional block is opening the gate. [CCM_ControlGate\(\)](#) function controls the gate status. Clock root and gate are not mapped one-on-one, which means that some gates can be set from one clock root to different states.

Clock gate has 4 states:

1. Domain clocks not needed
2. Domain clocks needed when in RUN

CCM driver

3. Domain clocks needed when in RUN and WAIT
4. Domain clocks needed all the time

In use cases 2 and 3, the gate closes automatically when the CPU runs into a certain power mode. Choose the gate from `_ccm_ccgr_gate` enumeration and set the state defined by `enum _ccm_gate_` value.

Besides the gate operation on the CPU, bus and peripheral clock root, `CCM_ControlGate()` function can also be used to control the PLL gate. Assign the gate with `_ccm_pll_gate` enumeration to achieve the same functionality.

Enumerations

- `enum _ccm_root_control` {
 `ccmRootM4` = (uint32_t)(&CCM_TARGET_ROOT1),
 `ccmRootAxi` = (uint32_t)(&CCM_TARGET_ROOT16),
 `ccmRootAhb` = (uint32_t)(&CCM_TARGET_ROOT32),
 `ccmRootIpg` = (uint32_t)(&CCM_TARGET_ROOT33),
 `ccmRootQspi` = (uint32_t)(&CCM_TARGET_ROOT85),
 `ccmRootCan1` = (uint32_t)(&CCM_TARGET_ROOT89),
 `ccmRootCan2` = (uint32_t)(&CCM_TARGET_ROOT90),
 `ccmRootI2c1` = (uint32_t)(&CCM_TARGET_ROOT91),
 `ccmRootI2c2` = (uint32_t)(&CCM_TARGET_ROOT92),
 `ccmRootI2c3` = (uint32_t)(&CCM_TARGET_ROOT93),
 `ccmRootI2c4` = (uint32_t)(&CCM_TARGET_ROOT94),
 `ccmRootUart1` = (uint32_t)(&CCM_TARGET_ROOT95),
 `ccmRootUart2` = (uint32_t)(&CCM_TARGET_ROOT96),
 `ccmRootUart3` = (uint32_t)(&CCM_TARGET_ROOT97),
 `ccmRootUart4` = (uint32_t)(&CCM_TARGET_ROOT98),
 `ccmRootUart5` = (uint32_t)(&CCM_TARGET_ROOT99),
 `ccmRootUart6` = (uint32_t)(&CCM_TARGET_ROOT100),
 `ccmRootUart7` = (uint32_t)(&CCM_TARGET_ROOT101),
 `ccmRootEcspi1` = (uint32_t)(&CCM_TARGET_ROOT102),
 `ccmRootEcspi2` = (uint32_t)(&CCM_TARGET_ROOT103),
 `ccmRootEcspi3` = (uint32_t)(&CCM_TARGET_ROOT104),
 `ccmRootEcspi4` = (uint32_t)(&CCM_TARGET_ROOT105),
 `ccmRootFtm1` = (uint32_t)(&CCM_TARGET_ROOT110),
 `ccmRootFtm2` = (uint32_t)(&CCM_TARGET_ROOT111),
 `ccmRootGpt1` = (uint32_t)(&CCM_TARGET_ROOT114),
 `ccmRootGpt2` = (uint32_t)(&CCM_TARGET_ROOT115),
 `ccmRootGpt3` = (uint32_t)(&CCM_TARGET_ROOT116),
 `ccmRootGpt4` = (uint32_t)(&CCM_TARGET_ROOT117),
 `ccmRootWdog` = (uint32_t)(&CCM_TARGET_ROOT119) }

Root control names for root clock setting.

- `enum _ccm_rootmux_m4` {

```

ccmRootmuxM4Osc24m = 0U,
ccmRootmuxM4SysPIIDiv2 = 1U,
ccmRootmuxM4EnetPII250m = 2U,
ccmRootmuxM4SysPIIPfd2 = 3U,
ccmRootmuxM4DdrPIIDiv2 = 4U,
ccmRootmuxM4AudioPII = 5U,
ccmRootmuxM4VideoPII = 6U,
ccmRootmuxM4UsbPII = 7U }

```

Clock source enumeration for ARM Cortex-M4 core.

- enum `_ccm_rootmux_axi` {


```

ccmRootmuxAxiOsc24m = 0U,
ccmRootmuxAxiSysPIIPfd1 = 1U,
ccmRootmuxAxiDdrPIIDiv2 = 2U,
ccmRootmuxAxiEnetPII250m = 3U,
ccmRootmuxAxiSysPIIPfd5 = 4U,
ccmRootmuxAxiAudioPII = 5U,
ccmRootmuxAxiVideoPII = 6U,
ccmRootmuxAxiSysPIIPfd7 = 7U }

```

Clock source enumeration for AXI bus.

- enum `_ccm_rootmux_ahb` {


```

ccmRootmuxAhbOsc24m = 0U,
ccmRootmuxAhbSysPIIPfd2 = 1U,
ccmRootmuxAhbDdrPIIDiv2 = 2U,
ccmRootmuxAhbSysPIIPfd0 = 3U,
ccmRootmuxAhbEnetPII125m = 4U,
ccmRootmuxAhbUsbPII = 5U,
ccmRootmuxAhbAudioPII = 6U,
ccmRootmuxAhbVideoPII = 7U }

```

Clock source enumeration for AHB bus.

- enum `_ccm_rootmux_ipg` { `ccmRootmuxIpgAHB = 0U` }

Clock source enumeration for IPG bus.

- enum `_ccm_rootmux_qspi` {


```

ccmRootmuxQspiOsc24m = 0U,
ccmRootmuxQspiSysPIIPfd4 = 1U,
ccmRootmuxQspiDdrPIIDiv2 = 2U,
ccmRootmuxQspiEnetPII500m = 3U,
ccmRootmuxQspiSysPIIPfd3 = 4U,
ccmRootmuxQspiSysPIIPfd2 = 5U,
ccmRootmuxQspiSysPIIPfd6 = 6U,
ccmRootmuxQspiSysPIIPfd7 = 7U }

```

Clock source enumeration for QSPI peripheral.

- enum `_ccm_rootmux_can` {

CCM driver

```
ccmRootmuxCanOsc24m = 0U,  
ccmRootmuxCanSysPllDiv4 = 1U,  
ccmRootmuxCanDdrPllDiv2 = 2U,  
ccmRootmuxCanSysPllDiv1 = 3U,  
ccmRootmuxCanEnetPll40m = 4U,  
ccmRootmuxCanUsbPll = 5U,  
ccmRootmuxCanExtClk1 = 6U,  
ccmRootmuxCanExtClk34 = 7U }
```

Clock source enumeration for CAN peripheral.

- enum `_ccm_rootmux_ecspi` {
ccmRootmuxEcspiOsc24m = 0U,
ccmRootmuxEcspiSysPllDiv2 = 1U,
ccmRootmuxEcspiEnetPll40m = 2U,
ccmRootmuxEcspiSysPllDiv4 = 3U,
ccmRootmuxEcspiSysPllDiv1 = 4U,
ccmRootmuxEcspiSysPllPfd4 = 5U,
ccmRootmuxEcspiEnetPll250m = 6U,
ccmRootmuxEcspiUsbPll = 7U }

Clock source enumeration for ECSPI peripheral.

- enum `_ccm_rootmux_i2c` {
ccmRootmuxI2cOsc24m = 0U,
ccmRootmuxI2cSysPllDiv4 = 1U,
ccmRootmuxI2cEnetPll50m = 2U,
ccmRootmuxI2cDdrPllDiv2 = 3U,
ccmRootmuxI2cAudioPll = 4U,
ccmRootmuxI2cVideoPll = 5U,
ccmRootmuxI2cUsbPll = 6U,
ccmRootmuxI2cSysPllPfd2Div2 = 7U }

Clock source enumeration for I2C peripheral.

- enum `_ccm_rootmux_uart` {
ccmRootmuxUartOsc24m = 0U,
ccmRootmuxUartSysPllDiv2 = 1U,
ccmRootmuxUartEnetPll40m = 2U,
ccmRootmuxUartEnetPll100m = 3U,
ccmRootmuxUartSysPllDiv1 = 4U,
ccmRootmuxUartExtClk2 = 5U,
ccmRootmuxUartExtClk34 = 6U,
ccmRootmuxUartUsbPll = 7U }

Clock source enumeration for UART peripheral.

- enum `_ccm_rootmux_ftm` {

```

ccmRootmuxFtmOsc24m = 0U,
ccmRootmuxFtmEnetPll100m = 1U,
ccmRootmuxFtmSysPllDiv4 = 2U,
ccmRootmuxFtmEnetPll40m = 3U,
ccmRootmuxFtmAudioPll = 4U,
ccmRootmuxFtmExtClk3 = 5U,
ccmRootmuxFtmRef1m = 6U,
ccmRootmuxFtmVideoPll = 7U }

```

Clock source enumeration for FlexTimer peripheral.

- enum `_ccm_rootmux_gpt` {

```

ccmRootmuxGptOsc24m = 0U,
ccmRootmuxGptEnetPll100m = 1U,
ccmRootmuxGptSysPllPfd0 = 2U,
ccmRootmuxGptEnetPll40m = 3U,
ccmRootmuxGptVideoPll = 4U,
ccmRootmuxGptRef1m = 5U,
ccmRootmuxGptAudioPll = 6U,
ccmRootmuxGptExtClk = 7U }

```

Clock source enumeration for GPT peripheral.

- enum `_ccm_rootmux_wdog` {

```

ccmRootmuxWdogOsc24m = 0U,
ccmRootmuxWdogSysPllPfd2Div2 = 1U,
ccmRootmuxWdogSysPllDiv4 = 2U,
ccmRootmuxWdogDdrPllDiv2 = 3U,
ccmRootmuxWdogEnetPll125m = 4U,
ccmRootmuxWdogUsbPll = 5U,
ccmRootmuxWdogRef1m = 6U,
ccmRootmuxWdogSysPllPfd1Div2 = 7U }

```

Clock source enumeration for WDOG peripheral.

- enum `_ccm_pll_gate` {

CCM driver

```
ccmPllGateCkil = (uint32_t)(&CCM_PLL_CTRL0),
ccmPllGateArm = (uint32_t)(&CCM_PLL_CTRL1),
ccmPllGateArmDiv1 = (uint32_t)(&CCM_PLL_CTRL2),
ccmPllGateDdr = (uint32_t)(&CCM_PLL_CTRL3),
ccmPllGateDdrDiv1 = (uint32_t)(&CCM_PLL_CTRL4),
ccmPllGateDdrDiv2 = (uint32_t)(&CCM_PLL_CTRL5),
ccmPllGateSys = (uint32_t)(&CCM_PLL_CTRL6),
ccmPllGateSysDiv1 = (uint32_t)(&CCM_PLL_CTRL7),
ccmPllGateSysDiv2 = (uint32_t)(&CCM_PLL_CTRL8),
ccmPllGateSysDiv4 = (uint32_t)(&CCM_PLL_CTRL9),
ccmPllGatePfd0 = (uint32_t)(&CCM_PLL_CTRL10),
ccmPllGatePfd0Div2 = (uint32_t)(&CCM_PLL_CTRL11),
ccmPllGatePfd1 = (uint32_t)(&CCM_PLL_CTRL12),
ccmPllGatePfd1Div2 = (uint32_t)(&CCM_PLL_CTRL13),
ccmPllGatePfd2 = (uint32_t)(&CCM_PLL_CTRL14),
ccmPllGatePfd2Div2 = (uint32_t)(&CCM_PLL_CTRL15),
ccmPllGatePfd3 = (uint32_t)(&CCM_PLL_CTRL16),
ccmPllGatePfd4 = (uint32_t)(&CCM_PLL_CTRL17),
ccmPllGatePfd5 = (uint32_t)(&CCM_PLL_CTRL18),
ccmPllGatePfd6 = (uint32_t)(&CCM_PLL_CTRL19),
ccmPllGatePfd7 = (uint32_t)(&CCM_PLL_CTRL20),
ccmPllGateEnet = (uint32_t)(&CCM_PLL_CTRL21),
ccmPllGateEnet500m = (uint32_t)(&CCM_PLL_CTRL22),
ccmPllGateEnet250m = (uint32_t)(&CCM_PLL_CTRL23),
ccmPllGateEnet125m = (uint32_t)(&CCM_PLL_CTRL24),
ccmPllGateEnet100m = (uint32_t)(&CCM_PLL_CTRL25),
ccmPllGateEnet50m = (uint32_t)(&CCM_PLL_CTRL26),
ccmPllGateEnet40m = (uint32_t)(&CCM_PLL_CTRL27),
ccmPllGateEnet25m = (uint32_t)(&CCM_PLL_CTRL28),
ccmPllGateAudio = (uint32_t)(&CCM_PLL_CTRL29),
ccmPllGateAudioDiv1 = (uint32_t)(&CCM_PLL_CTRL30),
ccmPllGateVideo = (uint32_t)(&CCM_PLL_CTRL31),
ccmPllGateVideoDiv1 = (uint32_t)(&CCM_PLL_CTRL32) }
```

CCM PLL gate control.

- enum `_ccm_ccgr_gate` {


```

ccmCcgrGateSimWakeup = (uint32_t)(&CCM_CCGR9),
ccmCcgrGateIpmux1 = (uint32_t)(&CCM_CCGR10),
ccmCcgrGateIpmux2 = (uint32_t)(&CCM_CCGR11),
ccmCcgrGateIpmux3 = (uint32_t)(&CCM_CCGR12),
ccmCcgrGateOcram = (uint32_t)(&CCM_CCGR17),
ccmCcgrGateOcramS = (uint32_t)(&CCM_CCGR18),
ccmCcgrGateQspi = (uint32_t)(&CCM_CCGR21),
ccmCcgrGateAdc = (uint32_t)(&CCM_CCGR32),
ccmCcgrGateRdc = (uint32_t)(&CCM_CCGR38),
ccmCcgrGateMu = (uint32_t)(&CCM_CCGR39),
ccmCcgrGateSemaHs = (uint32_t)(&CCM_CCGR40),
ccmCcgrGateSema1 = (uint32_t)(&CCM_CCGR64),
ccmCcgrGateSema2 = (uint32_t)(&CCM_CCGR65),
ccmCcgrGateCan1 = (uint32_t)(&CCM_CCGR116),
ccmCcgrGateCan2 = (uint32_t)(&CCM_CCGR117),
ccmCcgrGateEcspi1 = (uint32_t)(&CCM_CCGR120),
ccmCcgrGateEcspi2 = (uint32_t)(&CCM_CCGR121),
ccmCcgrGateEcspi3 = (uint32_t)(&CCM_CCGR122),
ccmCcgrGateEcspi4 = (uint32_t)(&CCM_CCGR123),
ccmCcgrGateGpt1 = (uint32_t)(&CCM_CCGR124),
ccmCcgrGateGpt2 = (uint32_t)(&CCM_CCGR125),
ccmCcgrGateGpt3 = (uint32_t)(&CCM_CCGR126),
ccmCcgrGateGpt4 = (uint32_t)(&CCM_CCGR127),
ccmCcgrGateI2c1 = (uint32_t)(&CCM_CCGR136),
ccmCcgrGateI2c2 = (uint32_t)(&CCM_CCGR137),
ccmCcgrGateI2c3 = (uint32_t)(&CCM_CCGR138),
ccmCcgrGateI2c4 = (uint32_t)(&CCM_CCGR139),
ccmCcgrGateUart1 = (uint32_t)(&CCM_CCGR148),
ccmCcgrGateUart2 = (uint32_t)(&CCM_CCGR149),
ccmCcgrGateUart3 = (uint32_t)(&CCM_CCGR150),
ccmCcgrGateUart4 = (uint32_t)(&CCM_CCGR151),
ccmCcgrGateUart5 = (uint32_t)(&CCM_CCGR152),
ccmCcgrGateUart6 = (uint32_t)(&CCM_CCGR153),
ccmCcgrGateUart7 = (uint32_t)(&CCM_CCGR154),
ccmCcgrGateWdog1 = (uint32_t)(&CCM_CCGR156),
ccmCcgrGateWdog2 = (uint32_t)(&CCM_CCGR157),
ccmCcgrGateWdog3 = (uint32_t)(&CCM_CCGR158),
ccmCcgrGateWdog4 = (uint32_t)(&CCM_CCGR159),
ccmCcgrGateGpio1 = (uint32_t)(&CCM_CCGR160),
ccmCcgrGateGpio2 = (uint32_t)(&CCM_CCGR161),
ccmCcgrGateGpio3 = (uint32_t)(&CCM_CCGR162),
ccmCcgrGateGpio4 = (uint32_t)(&CCM_CCGR163),
ccmCcgrGateGpio5 = (uint32_t)(&CCM_CCGR164),
ccmCcgrGateGpio6 = (uint32_t)(&CCM_CCGR165),
ccmCcgrGateGpio7 = (uint32_t)(&CCM_CCGR166),
ccmCcgrGateIomux = (uint32_t)(&CCM_CCGR168),

```

CCM driver

```
ccmCcgrGateIomuxLpsr = (uint32_t)(&CCM_CCGR169) }
```

CCM CCGR gate control.

- enum `_ccm_gate_value` {
`ccmClockNotNeeded` = 0x0U,
`ccmClockNeededRun` = 0x1111U,
`ccmClockNeededRunWait` = 0x2222U,
`ccmClockNeededAll` = 0x3333U }

CCM gate control value.

CCM Root Setting

- static void `CCM_SetRootMux` (CCM_Type *base, uint32_t ccmRoot, uint32_t mux)
Set clock root mux.
- static uint32_t `CCM_GetRootMux` (CCM_Type *base, uint32_t ccmRoot)
Get clock root mux.
- static void `CCM_EnableRoot` (CCM_Type *base, uint32_t ccmRoot)
Enable clock root.
- static void `CCM_DisableRoot` (CCM_Type *base, uint32_t ccmRoot)
Disable clock root.
- static bool `CCM_IsRootEnabled` (CCM_Type *base, uint32_t ccmRoot)
Check whether clock root is enabled.
- void `CCM_SetRootDivider` (CCM_Type *base, uint32_t ccmRoot, uint32_t pre, uint32_t post)
Set root clock divider.
- void `CCM_GetRootDivider` (CCM_Type *base, uint32_t ccmRoot, uint32_t *pre, uint32_t *post)
Get root clock divider.
- void `CCM_UpdateRoot` (CCM_Type *base, uint32_t ccmRoot, uint32_t mux, uint32_t pre, uint32_t post)
Update clock root in one step, for dynamical clock switching.

CCM Gate Control

- static void `CCM_ControlGate` (CCM_Type *base, uint32_t ccmGate, uint32_t control)
Set PLL or CCGR gate control.

4.3.5 Enumeration Type Documentation

4.3.5.1 enum _ccm_root_control

Enumerator

- ccmRootM4* ARM Cortex-M4 Clock control name.
- ccmRootAxi* AXI Clock control name.
- ccmRootAhb* AHB Clock control name.
- ccmRootIpq* IPG Clock control name.
- ccmRootQspi* QSPI Clock control name.

ccmRootCan1 CAN1 Clock control name.
ccmRootCan2 CAN2 Clock control name.
ccmRootI2c1 I2C1 Clock control name.
ccmRootI2c2 I2C2 Clock control name.
ccmRootI2c3 I2C3 Clock control name.
ccmRootI2c4 I2C4 Clock control name.
ccmRootUart1 UART1 Clock control name.
ccmRootUart2 UART2 Clock control name.
ccmRootUart3 UART3 Clock control name.
ccmRootUart4 UART4 Clock control name.
ccmRootUart5 UART5 Clock control name.
ccmRootUart6 UART6 Clock control name.
ccmRootUart7 UART7 Clock control name.
ccmRootEcspi1 ECSPI1 Clock control name.
ccmRootEcspi2 ECSPI2 Clock control name.
ccmRootEcspi3 ECSPI3 Clock control name.
ccmRootEcspi4 ECSPI4 Clock control name.
ccmRootFtm1 FTM1 Clock control name.
ccmRootFtm2 FTM2 Clock control name.
ccmRootGpt1 GPT1 Clock control name.
ccmRootGpt2 GPT2 Clock control name.
ccmRootGpt3 GPT3 Clock control name.
ccmRootGpt4 GPT4 Clock control name.
ccmRootWdog WDOG Clock control name.

4.3.5.2 enum_ccm_rootmux_m4

Enumerator

ccmRootmuxM4Osc24m ARM Cortex-M4 Clock from OSC 24M.
ccmRootmuxM4SysPllDiv2 ARM Cortex-M4 Clock from SYSTEM PLL divided by 2.
ccmRootmuxM4EnetPll250m ARM Cortex-M4 Clock from Ethernet PLL 250M.
ccmRootmuxM4SysPllPfd2 ARM Cortex-M4 Clock from SYSTEM PLL PFD2.
ccmRootmuxM4DdrPllDiv2 ARM Cortex-M4 Clock from DDR PLL divided by 2.
ccmRootmuxM4AudioPll ARM Cortex-M4 Clock from AUDIO PLL.
ccmRootmuxM4VideoPll ARM Cortex-M4 Clock from VIDEO PLL.
ccmRootmuxM4UsbPll ARM Cortex-M4 Clock from USB PLL.

4.3.5.3 enum_ccm_rootmux_axi

Enumerator

ccmRootmuxAxiOsc24m AXI Clock from OSC 24M.
ccmRootmuxAxiSysPllPfd1 AXI Clock from SYSTEM PLL PFD1.

CCM driver

ccmRootmuxAxiDdrPlldiv2 AXI Clock DDR PLL divided by 2.
ccmRootmuxAxiEnetPl1250m AXI Clock Ethernet PLL 250M.
ccmRootmuxAxiSysPl1Pfd5 AXI Clock SYSTEM PLL PFD5.
ccmRootmuxAxiAudioPl1 AXI Clock AUDIO PLL.
ccmRootmuxAxiVideoPl1 AXI Clock VIDEO PLL.
ccmRootmuxAxiSysPl1Pfd7 AXI Clock SYSTEM PLL PFD7.

4.3.5.4 enum _ccm_rootmux_ahb

Enumerator

ccmRootmuxAhbOsc24m AHB Clock from OSC 24M.
ccmRootmuxAhbSysPl1Pfd2 AHB Clock from SYSTEM PLL PFD2.
ccmRootmuxAhbDdrPlldiv2 AHB Clock from DDR PLL divided by 2.
ccmRootmuxAhbSysPl1Pfd0 AHB Clock from SYSTEM PLL PFD0.
ccmRootmuxAhbEnetPl1125m AHB Clock from Ethernet PLL 125M.
ccmRootmuxAhbUsbPl1 AHB Clock from USB PLL.
ccmRootmuxAhbAudioPl1 AHB Clock from AUDIO PLL.
ccmRootmuxAhbVideoPl1 AHB Clock from VIDEO PLL.

4.3.5.5 enum _ccm_rootmux_ipg

Enumerator

ccmRootmuxIpgAHB IPG Clock from AHB Clock.

4.3.5.6 enum _ccm_rootmux_qspi

Enumerator

ccmRootmuxQspiOsc24m QSPI Clock from OSC 24M.
ccmRootmuxQspiSysPl1Pfd4 QSPI Clock from SYSTEM PLL PFD4.
ccmRootmuxQspiDdrPlldiv2 QSPI Clock from DDR PLL divided by 2.
ccmRootmuxQspiEnetPl1500m QSPI Clock from Ethernet PLL 500M.
ccmRootmuxQspiSysPl1Pfd3 QSPI Clock from SYSTEM PLL PFD3.
ccmRootmuxQspiSysPl1Pfd2 QSPI Clock from SYSTEM PLL PFD2.
ccmRootmuxQspiSysPl1Pfd6 QSPI Clock from SYSTEM PLL PFD6.
ccmRootmuxQspiSysPl1Pfd7 QSPI Clock from SYSTEM PLL PFD7.

4.3.5.7 enum _ccm_rootmux_can

Enumerator

ccmRootmuxCanOsc24m CAN Clock from OSC 24M.
ccmRootmuxCanSysPllDiv4 CAN Clock from SYSTEM PLL divided by 4.
ccmRootmuxCanDdrPllDiv2 CAN Clock from SYSTEM PLL divided by 2.
ccmRootmuxCanSysPllDiv1 CAN Clock from SYSTEM PLL divided by 1.
ccmRootmuxCanEnetPll40m CAN Clock from Ethernet PLL 40M.
ccmRootmuxCanUsbPll CAN Clock from USB PLL.
ccmRootmuxCanExtClk1 CAN Clock from External Clock1.
ccmRootmuxCanExtClk34 CAN Clock from External Clock34.

4.3.5.8 enum _ccm_rootmux_ecspi

Enumerator

ccmRootmuxEcspiOsc24m ECSPI Clock from OSC 24M.
ccmRootmuxEcspiSysPllDiv2 ECSPI Clock from SYSTEM PLL divided by 2.
ccmRootmuxEcspiEnetPll40m ECSPI Clock from Ethernet PLL 40M.
ccmRootmuxEcspiSysPllDiv4 ECSPI Clock from SYSTEM PLL divided by 4.
ccmRootmuxEcspiSysPllDiv1 ECSPI Clock from SYSTEM PLL divided by 1.
ccmRootmuxEcspiSysPllPfd4 ECSPI Clock from SYSTEM PLL PFD4.
ccmRootmuxEcspiEnetPll250m ECSPI Clock from Ethernet PLL 250M.
ccmRootmuxEcspiUsbPll ECSPI Clock from USB PLL.

4.3.5.9 enum _ccm_rootmux_i2c

Enumerator

ccmRootmuxI2cOsc24m I2C Clock from OSC 24M.
ccmRootmuxI2cSysPllDiv4 I2C Clock from SYSTEM PLL divided by 4.
ccmRootmuxI2cEnetPll50m I2C Clock from Ethernet PLL 50M.
ccmRootmuxI2cDdrPllDiv2 I2C Clock from DDR PLL divided by .
ccmRootmuxI2cAudioPll I2C Clock from AUDIO PLL.
ccmRootmuxI2cVideoPll I2C Clock from VIDEO PLL.
ccmRootmuxI2cUsbPll I2C Clock from USB PLL.
ccmRootmuxI2cSysPllPfd2Div2 I2C Clock from SYSTEM PLL PFD2 divided by 2.

4.3.5.10 enum _ccm_rootmux_uart

Enumerator

ccmRootmuxUartOsc24m UART Clock from OSC 24M.

CCM driver

ccmRootmuxUartSysPllDiv2 UART Clock from SYSTEM PLL divided by 2.
ccmRootmuxUartEnetPll40m UART Clock from Ethernet PLL 40M.
ccmRootmuxUartEnetPll100m UART Clock from Ethernet PLL 100M.
ccmRootmuxUartSysPllDiv1 UART Clock from SYSTEM PLL divided by 1.
ccmRootmuxUartExtClk2 UART Clock from External Clock 2.
ccmRootmuxUartExtClk34 UART Clock from External Clock 34.
ccmRootmuxUartUsbPll UART Clock from USB PLL.

4.3.5.11 enum _ccm_rootmux_ftm

Enumerator

ccmRootmuxFtmOsc24m FTM Clock from OSC 24M.
ccmRootmuxFtmEnetPll100m FTM Clock from Ethernet PLL 100M.
ccmRootmuxFtmSysPllDiv4 FTM Clock from SYSTEM PLL divided by 4.
ccmRootmuxFtmEnetPll40m FTM Clock from Ethernet PLL 40M.
ccmRootmuxFtmAudioPll FTM Clock from AUDIO PLL.
ccmRootmuxFtmExtClk3 FTM Clock from External Clock 3.
ccmRootmuxFtmRef1m FTM Clock from Reference Clock 1M.
ccmRootmuxFtmVideoPll FTM Clock from VIDEO PLL.

4.3.5.12 enum _ccm_rootmux_gpt

Enumerator

ccmRootmuxGptOsc24m GPT Clock from OSC 24M.
ccmRootmuxGptEnetPll100m GPT Clock from Ethernet PLL 100M.
ccmRootmuxGptSysPllPfd0 GPT Clock from SYSTEM PLL PFD0.
ccmRootmuxGptEnetPll40m GPT Clock from Ethernet PLL 40M.
ccmRootmuxGptVideoPll GPT Clock from VIDEO PLL.
ccmRootmuxGptRef1m GPT Clock from Reference Clock 1M.
ccmRootmuxGptAudioPll GPT Clock from AUDIO PLL.
ccmRootmuxGptExtClk GPT Clock from External Clock.

4.3.5.13 enum _ccm_rootmux_wdog

Enumerator

ccmRootmuxWdogOsc24m WDOG Clock from OSC 24M.
ccmRootmuxWdogSysPllPfd2Div2 WDOG Clock from SYSTEM PLL PFD2 divided by 2.
ccmRootmuxWdogSysPllDiv4 WDOG Clock from SYSTEM PLL divided by 4.
ccmRootmuxWdogDdrPllDiv2 WDOG Clock from DDR PLL divided by 2.
ccmRootmuxWdogEnetPll125m WDOG Clock from Ethernet PLL 125M.

ccmRootmuxWdogUsbPll WDOG Clock from USB PLL.
ccmRootmuxWdogRef1m WDOG Clock from Reference Clock 1M.
ccmRootmuxWdogSysPllPfd1Div2 WDOG Clock from SYSTEM PLL PFD1 divided by 2.

4.3.5.14 enum _ccm_pll_gate

Enumerator

ccmPllGateCkil Ckil PLL Gate.
ccmPllGateArm ARM PLL Gate.
ccmPllGateArmDiv1 ARM PLL Div1 Gate.
ccmPllGateDdr DDR PLL Gate.
ccmPllGateDdrDiv1 DDR PLL Div1 Gate.
ccmPllGateDdrDiv2 DDR PLL Div2 Gate.
ccmPllGateSys SYSTEM PLL Gate.
ccmPllGateSysDiv1 SYSTEM PLL Div1 Gate.
ccmPllGateSysDiv2 SYSTEM PLL Div2 Gate.
ccmPllGateSysDiv4 SYSTEM PLL Div4 Gate.
ccmPllGatePfd0 PFD0 Gate.
ccmPllGatePfd0Div2 PFD0 Div2 Gate.
ccmPllGatePfd1 PFD1 Gate.
ccmPllGatePfd1Div2 PFD1 Div2 Gate.
ccmPllGatePfd2 PFD2 Gate.
ccmPllGatePfd2Div2 PDF2 Div2.
ccmPllGatePfd3 PDF3 Gate.
ccmPllGatePfd4 PDF4 Gate.
ccmPllGatePfd5 PDF5 Gate.
ccmPllGatePfd6 PDF6 Gate.
ccmPllGatePfd7 PDF7 Gate.
ccmPllGateEnet Ethernet PLL Gate.
ccmPllGateEnet500m Ethernet 500M PLL Gate.
ccmPllGateEnet250m Ethernet 250M PLL Gate.
ccmPllGateEnet125m Ethernet 125M PLL Gate.
ccmPllGateEnet100m Ethernet 100M PLL Gate.
ccmPllGateEnet50m Ethernet 50M PLL Gate.
ccmPllGateEnet40m Ethernet 40M PLL Gate.
ccmPllGateEnet25m Ethernet 25M PLL Gate.
ccmPllGateAudio AUDIO PLL Gate.
ccmPllGateAudioDiv1 AUDIO PLL Div1 Gate.
ccmPllGateVideo VIDEO PLL Gate.
ccmPllGateVideoDiv1 VIDEO PLL Div1 Gate.

4.3.5.15 enum _ccm_ccgr_gate

Enumerator

ccmCcgrGateSimWakeup Wakeup Mix Bus Clock Gate.
ccmCcgrGateIpmux1 IOMUX1 Clock Gate.
ccmCcgrGateIpmux2 IOMUX2 Clock Gate.
ccmCcgrGateIpmux3 IPMUX3 Clock Gate.
ccmCcgrGateOcram OCRAM Clock Gate.
ccmCcgrGateOcramS OCRAM S Clock Gate.
ccmCcgrGateQspi QSPI Clock Gate.
ccmCcgrGateAdc ADC Clock Gate.
ccmCcgrGateRdc RDC Clock Gate.
ccmCcgrGateMu MU Clock Gate.
ccmCcgrGateSemaHs SEMA HS Clock Gate.
ccmCcgrGateSema1 SEMA1 Clock Gate.
ccmCcgrGateSema2 SEMA2 Clock Gate.
ccmCcgrGateCan1 CAN1 Clock Gate.
ccmCcgrGateCan2 CAN2 Clock Gate.
ccmCcgrGateEcspi1 ECSPI1 Clock Gate.
ccmCcgrGateEcspi2 ECSPI2 Clock Gate.
ccmCcgrGateEcspi3 ECSPI3 Clock Gate.
ccmCcgrGateEcspi4 ECSPI4 Clock Gate.
ccmCcgrGateGpt1 GPT1 Clock Gate.
ccmCcgrGateGpt2 GPT2 Clock Gate.
ccmCcgrGateGpt3 GPT3 Clock Gate.
ccmCcgrGateGpt4 GPT4 Clock Gate.
ccmCcgrGateI2c1 I2C1 Clock Gate.
ccmCcgrGateI2c2 I2C2 Clock Gate.
ccmCcgrGateI2c3 I2C3 Clock Gate.
ccmCcgrGateI2c4 I2C4 Clock Gate.
ccmCcgrGateUart1 UART1 Clock Gate.
ccmCcgrGateUart2 UART2 Clock Gate.
ccmCcgrGateUart3 UART3 Clock Gate.
ccmCcgrGateUart4 UART4 Clock Gate.
ccmCcgrGateUart5 UART5 Clock Gate.
ccmCcgrGateUart6 UART6 Clock Gate.
ccmCcgrGateUart7 UART7 Clock Gate.
ccmCcgrGateWdog1 WDOG1 Clock Gate.
ccmCcgrGateWdog2 WDOG2 Clock Gate.
ccmCcgrGateWdog3 WDOG3 Clock Gate.
ccmCcgrGateWdog4 WDOG4 Clock Gate.
ccmCcgrGateGpio1 GPIO1 Clock Gate.
ccmCcgrGateGpio2 GPIO2 Clock Gate.
ccmCcgrGateGpio3 GPIO3 Clock Gate.

ccmCcgrGateGpio4 GPIO4 Clock Gate.
ccmCcgrGateGpio5 GPIO5 Clock Gate.
ccmCcgrGateGpio6 GPIO6 Clock Gate.
ccmCcgrGateGpio7 GPIO7 Clock Gate.
ccmCcgrGateIomux IOMUX Clock Gate.
ccmCcgrGateIomuxLpsr IOMUX LPSR Clock Gate.

4.3.5.16 enum _ccm_gate_value

Enumerator

ccmClockNotNeeded Clock always disabled.
ccmClockNeededRun Clock enabled when CPU is running.
ccmClockNeededRunWait Clock enabled when CPU is running or in WAIT mode.
ccmClockNeededAll Clock always enabled.

4.3.6 Function Documentation

4.3.6.1 static void CCM_SetRootMux (CCM_Type * *base*, uint32_t *ccmRoot*, uint32_t *mux*) [inline], [static]

Parameters

<i>base</i>	CCM base pointer.
<i>ccmRoot</i>	Root control (see _ccm_root_control enumeration)
<i>mux</i>	Root mux value (see _ccm_rootmux_xxx enumeration)

4.3.6.2 static uint32_t CCM_GetRootMux (CCM_Type * *base*, uint32_t *ccmRoot*) [inline], [static]

Parameters

<i>base</i>	CCM base pointer.
<i>ccmRoot</i>	Root control (see _ccm_root_control enumeration)

Returns

root mux value (see [_ccm_rootmux_xxx](#) enumeration)

CCM driver

4.3.6.3 `static void CCM_EnableRoot (CCM_Type * base, uint32_t ccmRoot)`
`[inline], [static]`

Parameters

<i>base</i>	CCM base pointer.
<i>ccmRoot</i>	Root control (see _ccm_root_control enumeration)

4.3.6.4 static void CCM_DisableRoot (CCM_Type * *base*, uint32_t *ccmRoot*) [inline], [static]

Parameters

<i>base</i>	CCM base pointer.
<i>ccmRoot</i>	Root control (see _ccm_root_control enumeration)

4.3.6.5 static bool CCM_IsRootEnabled (CCM_Type * *base*, uint32_t *ccmRoot*) [inline], [static]

Parameters

<i>base</i>	CCM base pointer.
<i>ccmRoot</i>	Root control (see _ccm_root_control enumeration)

Returns

CCM root enabled or not.

- true: Clock root is enabled.
- false: Clock root is disabled.

4.3.6.6 void CCM_SetRootDivider (CCM_Type * *base*, uint32_t *ccmRoot*, uint32_t *pre*, uint32_t *post*)

Parameters

<i>base</i>	CCM base pointer.
-------------	-------------------

CCM driver

<i>ccmRoot</i>	Root control (see _ccm_root_control enumeration)
<i>pre</i>	Pre divider value (0-7, divider=n+1)
<i>post</i>	Post divider value (0-63, divider=n+1)

4.3.6.7 void CCM_GetRootDivider (CCM_Type * *base*, uint32_t *ccmRoot*, uint32_t * *pre*, uint32_t * *post*)

Parameters

<i>base</i>	CCM base pointer.
<i>ccmRoot</i>	Root control (see _ccm_root_control enumeration)
<i>pre</i>	Pointer to pre divider value store address
<i>post</i>	Pointer to post divider value store address

4.3.6.8 void CCM_UpdateRoot (CCM_Type * *base*, uint32_t *ccmRoot*, uint32_t *mux*, uint32_t *pre*, uint32_t *post*)

Parameters

<i>base</i>	CCM base pointer.
<i>ccmRoot</i>	Root control (see _ccm_root_control enumeration)
<i>root</i>	mux value (see _ccm_rootmux_xxx enumeration)
<i>pre</i>	Pre divider value (0-7, divider=n+1)
<i>post</i>	Post divider value (0-63, divider=n+1)

4.3.6.9 static void CCM_ControlGate (CCM_Type * *base*, uint32_t *ccmGate*, uint32_t *control*) [inline], [static]

Parameters

<i>base</i>	CCM base pointer.
<i>ccmGate</i>	Gate control (see _ccm_pll_gate and _ccm_ccgr_gate enumeration)
<i>control</i>	Gate control value (see _ccm_gate_value)



Chapter 5

Enhanced Configurable Serial Peripheral Interface (eCSPI)

5.1 Overview

The FreeRTOS BSP provides a driver for the Enhanced Configurable Serial Peripheral Interface (eCSPI) of i.MX devices.

Modules

- [ECSPI driver](#)

ECSPI driver

5.2 ECSPI driver

5.2.1 Overview

This chapter describes the programming interface of the eCSPI driver (platform/drivers/inc/ecspi.h). The eCSPI driver provides a set of APIs to achieve these features:

- Data send and receive
- DMA management
- Interrupt management

5.2.2 SPI initialization

To initialize the eCSPI module, call the [ECSPI_Init\(\)](#) function and pass the instance of eCSPI and an initialization structure. For example, to use the eCSPI1 module, pass the eCSPI1 base pointer and a pointer pointing to the [ecspi_init_config_t](#) structure.

Call the eCSPI Initialization function [ECSPI_Init\(\)](#) functions for initialization and configuration. First, configure the [ecspi_init_config_t](#) structure as needed. Then, call [ECSPI_Init\(\)](#) function to complete the initialization.

The following is an example of the eCSPI module initialization:

```
#define BOARD_ECSPi_MASTER_BASEADDR    ECSPi2
#define ECSPi_MASTER_BURSTLENGTH      (7)
#define BOARD_ECSPi_MASTER_CHANNEL    ecspiSelectChannel0
#define ECSPi_MASTER_STARTMODE        (0)

// Configure the initialization structure.
// Include clockRate, baudRate, mode, burstLength, channelSelect, clockPhase, clockPolarity,
// ecspiAutoStart
// user can configure master and slave as needed.
ecspi_init_config_t ecspiMasterInitConfig = {
    .clockRate = get_ecspi_clock_freq(BOARD_ECSPi_MASTER_BASEADDR),
    .baudRate = 500000,
    .mode = ecspiMasterMode,
    .burstLength = ECSPi_MASTER_BURSTLENGTH,
    .channelSelect = BOARD_ECSPi_MASTER_CHANNEL,
    .clockPhase = ecspiClockPhaseSecondEdge,
    .clockPolarity = ecspiClockPolarityActiveHigh,
    .ecspiAutoStart = ECSPi_MASTER_STARTMODE
};

// Initialize eCSPI and parameter configuration
ECSPi_Init(BOARD_ECSPi_MASTER_BASEADDR, &ecspiMasterInitConfig);
```

In addition, for some parameters not included in [ecspi_init_config_t](#) structure, the driver provides specific APIs to configure them, such as these functions.

```
static inline void ECSPi_InsertWaitState(ECSPi_Type* base, uint32_t number);
void ECSPi_SetSampClockSource(ECSPi_Type* base, uint32_t source);
static inline void ECSPi_SetDelay(ECSPi_Type* base, uint32_t delay);
static inline void ECSPi_SetSCLKInactiveState(ECSPi_Type* base, uint32_t channel,
uint32_t state);
static inline void ECSPi_SetDataInactiveState(ECSPi_Type* base, uint32_t channel,
```

```

        uint32_t state);
static inline void ECSPI_SetBurstLength(ECSPI_Type* base, uint32_t length);
static inline void ECSPI_SetSSMultipleBurst(ECSPI_Type* base, uint32_t channel,
        bool ssMultiBurst);
static inline void ECSPI_SetSSPolarity(ECSPI_Type* base, uint32_t channel, uint32_t
        polarity);
static inline void ECSPI_SetSPIDataReady(ECSPI_Type* base, uint32_t spidataready);
uint32_t ECSPI_SetBaudRate(ECSPI_Type* base, uint32_t sourceClockInHz, uint32_t bitsPerSec
        );

```

Those APIs provide settings for the wait state number, sample clock source, delay, eCSPI clock inactive state, data line inactive state, burst length, SS wave form, SS polarity, data ready signal, and baudRate.

5.2.3 eCSPI transfers

The driver supports APIs to implement the write data to register and receive data from the register. The real transfer data functions with blocking mode are provided to the user in demos and examples.

Send data and receive data function APIs:

```

static inline void ECSPI_SendData(ECSPI_Type* base, uint32_t data);
static inline uint32_t ECSPI_ReceiveData(ECSPI_Type* base);

```

To get the number of words in FIFO, use the following APIs:

```

static inline uint32_t ECSPI_GetRxfifoCounter(ECSPI_Type* base);
static inline uint32_t ECSPI_GetTxfifoCounter(ECSPI_Type* base);

```

5.2.4 DMA management

For the DMA operations, use the following APIs:

```

void ECSPI_SetDMACmd(ECSPI_Type* base, uint32_t source, bool enable);
static inline void ECSPI_SetDMABurstLength(ECSPI_Type* base, uint32_t length);

```

5.2.5 eCSPI interrupt

Enable a specific eCSPI interrupt according to the ECSPI_SetIntCmd function. The following API functions are used to manage the interrupt and status flags:

```

void ECSPI_SetIntCmd(ECSPI_Type* base, uint32_t flags, bool enable);
static inline uint32_t ECSPI_GetStatusFlag(ECSPI_Type* base, uint32_t flags);
static inline void ECSPI_ClearStatusFlag(ECSPI_Type* base, uint32_t flags);

```

[ECSPI_SetIntCmd\(\)](#) function can enable or disable specific eCSPI interrupts. [ECSPI_GetStatusFlag\(\)](#) can check whether the specific eCSPI flag is set or not. [ECSPI_ClearStatusFlag\(\)](#) can clear one or more eCSPI status flags.

ECSPI driver

Data Structures

- struct `ecspi_init_config_t`
Init structure. More...

Enumerations

- enum `_ecspi_channel_select` {
 `ecspiSelectChannel0` = 0U,
 `ecspiSelectChannel1` = 1U,
 `ecspiSelectChannel2` = 2U,
 `ecspiSelectChannel3` = 3U }
Channel select.
- enum `_ecspi_master_slave_mode` {
 `ecspiSlaveMode` = 0U,
 `ecspiMasterMode` = 1U }
Channel mode.
- enum `_ecspi_clock_phase` {
 `ecspiClockPhaseFirstEdge` = 0U,
 `ecspiClockPhaseSecondEdge` = 1U }
Clock phase.
- enum `_ecspi_clock_polarity` {
 `ecspiClockPolarityActiveHigh` = 0U,
 `ecspiClockPolarityActiveLow` = 1U }
Clock polarity.
- enum `_ecspi_ss_polarity` {
 `ecspiSSPolarityActiveLow` = 0U,
 `ecspiSSPolarityActiveHigh` = 1U }
SS signal polarity.
- enum `_ecspi_dateline_inactivestate` {
 `ecspiDataLineStayHigh` = 0U,
 `ecspiDataLineStayLow` = 1U }
Inactive state of data line.
- enum `_ecspi_sclk_inactivestate` {
 `ecspiSclkStayLow` = 0U,
 `ecspiSclkStayHigh` = 1U }
Inactive state of SCLK.
- enum `_ecspi_sampleperiod_clocksource` {
 `ecspiSclk` = 0U,
 `ecspiLowFreq32K` = 1U }
sample period counter clock source.
- enum `_ecspi_dma_source` {
 `ecspiDmaTxfifoEmpty` = 7U,
 `ecspiDmaRxfifoRequest` = 23U,
 `ecspiDmaRxfifoTail` = 31U }
DMA Source definition.

- enum `_ecspi_fifothreshold` {
`ecspiTxfifoThreshold = 0U`,
`ecspiRxfifoThreshold = 16U` }
RXFIFO and TXFIFO threshold.
- enum `_ecspi_status_flag` {
`ecspiFlagTxfifoEmpty = 1U << 0`,
`ecspiFlagTxfifoDataRequest = 1U << 1`,
`ecspiFlagTxfifoFull = 1U << 2`,
`ecspiFlagRxfifoReady = 1U << 3`,
`ecspiFlagRxfifoDataRequest = 1U << 4`,
`ecspiFlagRxfifoFull = 1U << 5`,
`ecspiFlagRxfifoOverflow = 1U << 6`,
`ecspiFlagTxfifoTc = 1U << 7` }
Status flag.
- enum `_ecspi_data_ready` {
`ecspiRdyNoCare = 0U`,
`ecspiRdyFallEdgeTrig = 1U`,
`ecspiRdyLowLevelTrig = 2U`,
`ecspiRdyReserved = 3U` }
Data Ready Control.

eCSPI Initialization and Configuration functions

- void `ECSPI_Init` (ECSPI_Type *base, const `ecspi_init_config_t` *initConfig)
Initializes the eCSPI module.
- static void `ECSPI_Enable` (ECSPI_Type *base)
Enables the specified eCSPI module.
- static void `ECSPI_Disable` (ECSPI_Type *base)
Disable the specified eCSPI module.
- static void `ECSPI_InsertWaitState` (ECSPI_Type *base, uint32_t number)
Insert the number of wait states to be inserted in data transfers.
- void `ECSPI_SetSampClockSource` (ECSPI_Type *base, uint32_t source)
Set the clock source for the sample period counter.
- static void `ECSPI_SetDelay` (ECSPI_Type *base, uint32_t delay)
Set the eCSPI clocks insert between the chip select active edge and the first eCSPI clock edge.
- static void `ECSPI_SetSCLKInactiveState` (ECSPI_Type *base, uint32_t channel, uint32_t state)
Set the inactive state of SCLK.
- static void `ECSPI_SetDataInactiveState` (ECSPI_Type *base, uint32_t channel, uint32_t state)
Set the inactive state of data line.
- static void `ECSPI_StartBurst` (ECSPI_Type *base)
Trigger a burst.
- static void `ECSPI_SetBurstLength` (ECSPI_Type *base, uint32_t length)
Set the burst length.
- static void `ECSPI_SetSSMultipleBurst` (ECSPI_Type *base, uint32_t channel, bool ssMultiBurst)
Set eCSPI SS Wave Form.
- static void `ECSPI_SetSSPolarity` (ECSPI_Type *base, uint32_t channel, uint32_t polarity)
Set eCSPI SS Polarity.
- static void `ECSPI_SetSPIDataReady` (ECSPI_Type *base, uint32_t spidataready)

ECSPI driver

- *Set the Data Ready Control.*
• uint32_t [ECSPI_SetBaudRate](#) (ECSPI_Type *base, uint32_t sourceClockInHz, uint32_t bitsPerSec)
Calculated the eCSPI baud rate in bits per second.

Data transfers functions

- static void [ECSPI_SendData](#) (ECSPI_Type *base, uint32_t data)
Transmits a data to TXFIFO.
- static uint32_t [ECSPI_ReceiveData](#) (ECSPI_Type *base)
Receives a data from RXFIFO.
- static uint32_t [ECSPI_GetRxfifoCounter](#) (ECSPI_Type *base)
Read the number of words in the RXFIFO.
- static uint32_t [ECSPI_GetTxfifoCounter](#) (ECSPI_Type *base)
Read the number of words in the TXFIFO.

DMA management functions

- void [ECSPI_SetDMACmd](#) (ECSPI_Type *base, uint32_t source, bool enable)
Enable or disable the specified DMA Source.
- static void [ECSPI_SetDMABurstLength](#) (ECSPI_Type *base, uint32_t length)
Set the burst length of a DMA operation.
- void [ECSPI_SetFIFOThreshold](#) (ECSPI_Type *base, uint32_t fifo, uint32_t threshold)
Set the RXFIFO or TXFIFO threshold.

Interrupts and flags management functions

- void [ECSPI_SetIntCmd](#) (ECSPI_Type *base, uint32_t flags, bool enable)
Enable or disable the specified eCSPI interrupts.
- static uint32_t [ECSPI_GetStatusFlag](#) (ECSPI_Type *base, uint32_t flags)
Checks whether the specified eCSPI flag is set or not.
- static void [ECSPI_ClearStatusFlag](#) (ECSPI_Type *base, uint32_t flags)
Clear one or more eCSPI status flag.

5.2.6 Data Structure Documentation

5.2.6.1 struct `ecspi_init_config_t`

Data Fields

- uint32_t [clockRate](#)
Specifies ECSPII module clock freq.
- uint32_t [baudRate](#)
Specifies desired eCSPI baud rate.
- uint32_t [channelSelect](#)
Specifies the channel select.

- `uint32_t mode`
Specifies the mode.
- `uint32_t burstLength`
Specifies the length of a burst to be transferred.
- `uint32_t clockPhase`
Specifies the clock phase.
- `uint32_t clockPolarity`
Specifies the clock polarity.
- `bool ecspiAutoStart`
Specifies the start mode.

5.2.6.1.0.3 Field Documentation

5.2.6.1.0.3.1 `uint32_t ecspi_init_config_t::clockRate`

5.2.6.1.0.3.2 `uint32_t ecspi_init_config_t::baudRate`

5.2.6.1.0.3.3 `uint32_t ecspi_init_config_t::channelSelect`

5.2.6.1.0.3.4 `uint32_t ecspi_init_config_t::mode`

5.2.6.1.0.3.5 `uint32_t ecspi_init_config_t::burstLength`

5.2.6.1.0.3.6 `uint32_t ecspi_init_config_t::clockPhase`

5.2.6.1.0.3.7 `uint32_t ecspi_init_config_t::clockPolarity`

5.2.6.1.0.3.8 `bool ecspi_init_config_t::ecspiAutoStart`

5.2.7 Enumeration Type Documentation

5.2.7.1 `enum _ecspi_channel_select`

Enumerator

- ecspiSelectChannel0*** Select Channel 0. Chip Select 0 (SS0) is asserted.
ecspiSelectChannel1 Select Channel 1. Chip Select 1 (SS1) is asserted.
ecspiSelectChannel2 Select Channel 2. Chip Select 2 (SS2) is asserted.
ecspiSelectChannel3 Select Channel 3. Chip Select 3 (SS3) is asserted.

5.2.7.2 `enum _ecspi_master_slave_mode`

Enumerator

- ecspiSlaveMode*** Set Slave Mode.
ecspiMasterMode Set Master Mode.

ECSPI driver

5.2.7.3 enum _ecspi_clock_phase

Enumerator

ecspiClockPhaseFirstEdge Data is captured on the leading edge of the SCK and changed on the following edge.

ecspiClockPhaseSecondEdge Data is changed on the leading edge of the SCK and captured on the following edge.

5.2.7.4 enum _ecspi_clock_polarity

Enumerator

ecspiClockPolarityActiveHigh Active-high eCSPI clock (idles low).

ecspiClockPolarityActiveLow Active-low eCSPI clock (idles high).

5.2.7.5 enum _ecspi_ss_polarity

Enumerator

ecspiSSPolarityActiveLow Active-low, eCSPI SS signal.

ecspiSSPolarityActiveHigh Active-high, eCSPI SS signal.

5.2.7.6 enum _ecspi_dateline_inactivestate

Enumerator

ecspiDataLineStayHigh Data line inactive state stay high.

ecspiDataLineStayLow Data line inactive state stay low.

5.2.7.7 enum _ecspi_sclk_inactivestate

Enumerator

ecspiSclkStayLow SCLK inactive state stay low.

ecspiSclkStayHigh SCLK line inactive state stay high.

5.2.7.8 enum _ecspi_sampleperiod_clocksource

Enumerator

ecspiSclk Sample period counter clock from SCLK.

ecspiLowFreq32K Sample period counter clock from from LFRC (32.768 KHz).

5.2.7.9 enum _ecspi_dma_source

Enumerator

ecspiDmaTxfifoEmpty TXFIFO Empty DMA Request.
ecspiDmaRxfifoRequest RXFIFO DMA Request.
ecspiDmaRxfifoTail RXFIFO TAIL DMA Request.

5.2.7.10 enum _ecspi_fifothreshold

Enumerator

ecspiTxfifoThreshold Defines the FIFO threshold that triggers a TX DMA/INT request.
ecspiRxfifoThreshold defines the FIFO threshold that triggers a RX DMA/INT request.

5.2.7.11 enum _ecspi_status_flag

Enumerator

ecspiFlagTxfifoEmpty TXFIFO Empty Flag.
ecspiFlagTxfifoDataRequest TXFIFO Data Request Flag.
ecspiFlagTxfifoFull TXFIFO Full Flag.
ecspiFlagRxfifoReady RXFIFO Ready Flag.
ecspiFlagRxfifoDataRequest RXFIFO Data Request Flag.
ecspiFlagRxfifoFull RXFIFO Full Flag.
ecspiFlagRxfifoOverflow RXFIFO Overflow Flag.
ecspiFlagTxfifoTc TXFIFO Transform Completed Flag.

5.2.7.12 enum _ecspi_data_ready

Enumerator

ecspiRdyNoCare The SPI_RDY signal is ignored.
ecspiRdyFallEdgeTrig Burst is triggered by the falling edge of the SPI_RDY signal (edge-triggered).
ecspiRdyLowLevelTrig Burst is triggered by a low level of the SPI_RDY signal (level-triggered).
ecspiRdyReserved Reserved.

5.2.8 Function Documentation

5.2.8.1 void ECSPI_Init (ECSPI_Type * base, const ecspi_init_config_t * initConfig)

ECSPI driver

Parameters

<i>base</i>	eCSPI base pointer.
<i>initConfig</i>	eCSPI initialization structure.

5.2.8.2 static void ECSPI_Enable (ECSPI_Type * *base*) [inline], [static]

Parameters

<i>base</i>	eCSPI base pointer.
-------------	---------------------

5.2.8.3 static void ECSPI_Disable (ECSPI_Type * *base*) [inline], [static]

Parameters

<i>base</i>	eCSPI base pointer.
-------------	---------------------

5.2.8.4 static void ECSPI_InsertWaitState (ECSPI_Type * *base*, uint32_t *number*) [inline], [static]

Parameters

<i>base</i>	eCSPI base pointer.
<i>number</i>	the number of wait states.

5.2.8.5 void ECSPI_SetSampClockSource (ECSPI_Type * *base*, uint32_t *source*)

Parameters

<i>base</i>	eCSPI base pointer.
<i>source</i>	The clock source (see _ecspi_sampleperiod_clocksource enumeration).

5.2.8.6 static void ECSPI_SetDelay (ECSPI_Type * *base*, uint32_t *delay*) [inline], [static]

Parameters

<i>base</i>	eCSPI base pointer.
<i>delay</i>	The number of wait states.

5.2.8.7 `static void ECSPI_SetSCLKInactiveState (ECSPI_Type * base, uint32_t channel, uint32_t state) [inline], [static]`

Parameters

<i>base</i>	eCSPI base pointer.
<i>channel</i>	eCSPI channel select (see _ecspi_channel_select enumeration).
<i>state</i>	SCLK inactive state (see _ecspi_sclk_inactivestate enumeration).

5.2.8.8 `static void ECSPI_SetDataInactiveState (ECSPI_Type * base, uint32_t channel, uint32_t state) [inline], [static]`

Parameters

<i>base</i>	eCSPI base pointer.
<i>channel</i>	eCSPI channel select (see _ecspi_channel_select enumeration).
<i>state</i>	Data line inactive state (see _ecspi_dataline_inactivestate enumeration).

5.2.8.9 `static void ECSPI_StartBurst (ECSPI_Type * base) [inline], [static]`

Parameters

<i>base</i>	eCSPI base pointer.
-------------	---------------------

5.2.8.10 `static void ECSPI_SetBurstLength (ECSPI_Type * base, uint32_t length) [inline], [static]`

ECSPI driver

Parameters

<i>base</i>	eCSPI base pointer.
<i>length</i>	The value of burst length.

5.2.8.11 `static void ECSPI_SetSSMultipleBurst (ECSPI_Type * base, uint32_t channel, bool ssMultiBurst) [inline], [static]`

Parameters

<i>base</i>	eCSPI base pointer.
<i>channel</i>	eCSPI channel selected (see _ecspi_channel_select enumeration).
<i>ssMultiBurst</i>	For master mode, set true for multiple burst and false for one burst. For slave mode, set true to complete burst by SS signal edges and false to complete burst by number of bits received.

5.2.8.12 `static void ECSPI_SetSSPolarity (ECSPI_Type * base, uint32_t channel, uint32_t polarity) [inline], [static]`

Parameters

<i>base</i>	eCSPI base pointer.
<i>channel</i>	eCSPI channel selected (see _ecspi_channel_select enumeration).
<i>polarity</i>	Set SS signal active logic (see _ecspi_ss_polarity enumeration).

5.2.8.13 `static void ECSPI_SetSPIDataReady (ECSPI_Type * base, uint32_t spidataready) [inline], [static]`

Parameters

<i>base</i>	eCSPI base pointer.
<i>spidataready</i>	eCSPI data ready control (see _ecspi_data_ready enumeration).

5.2.8.14 `uint32_t ECSPI_SetBaudRate (ECSPI_Type * base, uint32_t sourceClockInHz, uint32_t bitsPerSec)`

The calculated baud rate must not exceed the desired baud rate.

Parameters

<i>base</i>	eCSPI base pointer.
<i>sourceClockIn-Hz</i>	eCSPI Clock(SCLK) (in Hz).
<i>bitsPerSec</i>	the value of Baud Rate.

Returns

The calculated baud rate in bits-per-second, the nearest possible baud rate without exceeding the desired baud rate.

5.2.8.15 `static void ECSPI_SendData (ECSPI_Type * base, uint32_t data) [inline], [static]`

Parameters

<i>base</i>	eCSPI base pointer.
<i>data</i>	Data to be transmitted.

5.2.8.16 `static uint32_t ECSPI_ReceiveData (ECSPI_Type * base) [inline], [static]`

Parameters

<i>base</i>	eCSPI base pointer.
-------------	---------------------

Returns

The value of received data.

5.2.8.17 `static uint32_t ECSPI_GetRxfifoCounter (ECSPI_Type * base) [inline], [static]`

ECSPI driver

Parameters

<i>base</i>	eCSPI base pointer.
-------------	---------------------

Returns

The number of words in the RXFIFO.

5.2.8.18 `static uint32_t ECSPI_GetTxfifoCounter (ECSPI_Type * base) [inline], [static]`

Parameters

<i>base</i>	eCSPI base pointer.
-------------	---------------------

Returns

The number of words in the TXFIFO.

5.2.8.19 `void ECSPI_SetDMACmd (ECSPI_Type * base, uint32_t source, bool enable)`

Parameters

<i>base</i>	eCSPI base pointer.
<i>source</i>	specifies DMA source (see _ecspi_dma_source enumeration).
<i>enable</i>	Enable/Disable specified DMA Source. <ul style="list-style-type: none">• true: Enable specified DMA Source.• false: Disable specified DMA Source.

5.2.8.20 `static void ECSPI_SetDMABurstLength (ECSPI_Type * base, uint32_t length) [inline], [static]`

Parameters

<i>base</i>	eCSPI base pointer.
<i>length</i>	Specifies the burst length of a DMA operation.

5.2.8.21 void ECSPI_SetFIFOThreshold (ECSPI_Type * *base*, uint32_t *fifo*, uint32_t *threshold*)

Parameters

<i>base</i>	eCSPI base pointer.
<i>fifo</i>	Data transfer FIFO (see _ecspi_fifothreshold enumeration).
<i>threshold</i>	Threshold value.

5.2.8.22 void ECSPI_SetIntCmd (ECSPI_Type * *base*, uint32_t *flags*, bool *enable*)

Parameters

<i>base</i>	eCSPI base pointer.
<i>flags</i>	eCSPI status flag mask (see _ecspi_status_flag for bit definition).
<i>enable</i>	Interrupt enable. <ul style="list-style-type: none"> • true: Enable specified eCSPI interrupts. • false: Disable specified eCSPI interrupts.

5.2.8.23 static uint32_t ECSPI_GetStatusFlag (ECSPI_Type * *base*, uint32_t *flags*) [inline], [static]

Parameters

<i>base</i>	eCSPI base pointer.
<i>flags</i>	eCSPI status flag mask (see _ecspi_status_flag for bit definition).

Returns

eCSPI status, each bit represents one status flag.

5.2.8.24 static void ECSPI_ClearStatusFlag (ECSPI_Type * *base*, uint32_t *flags*) [inline], [static]

ECSPI driver

Parameters

<i>base</i>	eCSPI base pointer.
<i>flags</i>	eCSPI status flag mask (see _ecspi_status_flag for bit definition).



Chapter 6

Flex Controller Area Network (FlexCAN)

6.1 Overview

The FreeRTOS BSP provides a driver for the Flex Controller Area Network (FlexCAN) block of i.MX devices.

Modules

- [FlexCAN driver](#)

FlexCAN driver

6.2 FlexCAN driver

6.2.1 Overview

The section describes the programming interface of the FlexCAN driver(platform/drivers/inc/flexcan.h).

6.2.2 FlexCAN initialization

To initialize the FlexCAN module, define a `flexcan_init_config_t` type variable and pass it to the `FLEXCAN_Init()` function. These are the members of the structure definition:

1. `timing`: The timing characteristic of CAN Bus communication defined in CAN 2.0B spec;
2. `operatingMode`: The operating mode of FlexCAN module with 3 modes defined in enum `_flexcan_operating_modes`;
3. `maxMsgBufNum`: The maximum number of message buffers used for CAN communication; the unused message buffer area can be used as a normal SRAM.

The user should also set the Rx Mask Mode using the `FLEXCAN_SetRxMaskMode()` and the global/individual mask using `FLEXCAN_SetRxGlobalMask()` / `FLEXCAN_SetRxIndividualMask()` functions. After that, the user can send/receive messages through the FlexCAN message buffers.

6.2.3 FlexCAN Data Transactions

The FlexCAN driver provides API to acquire the Message Buffer(MB) for data transfers. All data transfers are controlled by setting the MB internal fields.

FlexCAN data send

To send data through the UART port, follow these steps:

1. Acquire the message buffer for data sending by calling the `FLEXCAN_GetMsgBufPtr()` function.
2. Fill the local priority, identifier, data length, remote frame type, identifier format, and substitute the remote request according to the application requirements.
3. Load data to the message buffer data field and write `flexcanTxDataOrRemte` to the message buffer code field to start the transition.
4. Call the `FLEXCAN_GetMsgBufStatusFlag()` function to see if the transition is finished.
5. Repeat the above process to send more data to the CAN bus.

FlexCAN data receive

To receive data through the UART bus, follow these steps:

1. Acquire the message buffer for data receiving by calling the `FLEXCAN_GetMsgBufPtr()` function.
2. Fill the message buffer with the identifier of the message you want to receive.

3. Write the flexcanRxEmpty to the message buffer code field to start the transition.
4. Call the [FLEXCAN_GetMsgBufStatusFlag\(\)](#) function to see whether the transition is finished.
5. Call the [FLEXCAN_LockRxMsgBuf\(\)](#) before copying the received data from Rx MB and call the [FLEXCAN_UnlockAllRxMsgBuf\(\)](#) function to unlock all MB to guarantee the data consistency.
6. Repeat step 4 and 5 to read more data from the CAN bus.

FlexCAN status and interrupt

This driver provides APIs to handle the FlexCAN module error status and interrupt:

```
FLEXCAN_SetErrIntCmd()
FLEXCAN_GetErrStatusFlag()
FLEXCAN_ClearErrStatusFlag()
```

This driver provides APIs to handle the FlexCAN Message Buffer status and interrupt:

```
FLEXCAN_SetMsgBufIntCmd()
FLEXCAN_GetMsgBufStatusFlag()
FLEXCAN_ClearMsgBufStatusFlag()
```

Specific FlexCAN functions

In addition to the functions mentioned above, the FlexCAN driver also provides a set of functions for a specialized purpose, such as the Rx FIFO and FIFO mask control and functions for optimizing the communication system reliability. See the *i.MX 6SoloX Applications Processor Reference Manual (IM-X6SXR)* and function descriptions below for more information about these functions.

Example

For more information about how to use this driver, see the FlexCAN demo/example under `examples/<board_name>/`.

Data Structures

- struct [flexcan_id_table_t](#)
FlexCAN RX FIFO ID filter table structure. [More...](#)
- struct [flexcan_msgbuf_t](#)
FlexCAN message buffer structure. [More...](#)
- struct [flexcan_timing_t](#)
FlexCAN timing-related structures. [More...](#)
- struct [flexcan_init_config_t](#)
FlexCAN module initialization structure. [More...](#)

Enumerations

- enum `_flexcan_msgbuf_code_rx` {
 `flexcanRxInactive` = 0x0,
 `flexcanRxFull` = 0x2,
 `flexcanRxEmpty` = 0x4,
 `flexcanRxOverrun` = 0x6,
 `flexcanRxBusy` = 0x8,
 `flexcanRxRanswer` = 0xA,
 `flexcanRxNotUsed` = 0xF }
 FlexCAN message buffer CODE for Rx buffers.
- enum `_flexcan_msgbuf_code_tx` {
 `flexcanTxInactive` = 0x8,
 `flexcanTxAbort` = 0x9,
 `flexcanTxDataOrRemte` = 0xC,
 `flexcanTxTanswer` = 0xE,
 `flexcanTxNotUsed` = 0xF }
 FlexCAN message buffer CODE FOR Tx buffers.
- enum `_flexcan_operatining_modes` {
 `flexcanNormalMode` = 0x1,
 `flexcanListenOnlyMode` = 0x2,
 `flexcanLoopBackMode` = 0x4 }
 FlexCAN operation modes.
- enum `_flexcan_rx_mask_mode` {
 `flexcanRxMaskGlobal` = 0x0,
 `flexcanRxMaskIndividual` = 0x1 }
 FlexCAN RX mask mode.
- enum `_flexcan_rx_mask_id_type` {
 `flexcanRxMaskIdStd` = 0x0,
 `flexcanRxMaskIdExt` = 0x1 }
 The ID type used in rx matching process.
- enum `_flexcan_interrutpt` {
 `flexcanIntRxWarning` = 0x01,
 `flexcanIntTxWarning` = 0x02,
 `flexcanIntWakeUp` = 0x04,
 `flexcanIntBusOff` = 0x08,
 `flexcanIntError` = 0x10 }
 FlexCAN error interrupt source enumeration.
- enum `_flexcan_status_flag` {


```

flexcanStatusSynch = CAN_ESR1_SYNCH_MASK,
flexcanStatusTxWarningInt = CAN_ESR1_TWRN_INT_MASK,
flexcanStatusRxWarningInt = CAN_ESR1_RWRN_INT_MASK,
flexcanStatusBit1Err = CAN_ESR1_BIT1_ERR_MASK,
flexcanStatusBit0Err = CAN_ESR1_BIT0_ERR_MASK,
flexcanStatusAckErr = CAN_ESR1_ACK_ERR_MASK,
flexcanStatusCrcErr = CAN_ESR1_CRC_ERR_MASK,
flexcanStatusFrameErr = CAN_ESR1_FRM_ERR_MASK,
flexcanStatusStuffingErr = CAN_ESR1_STF_ERR_MASK,
flexcanStatusTxWarning = CAN_ESR1_TX_WRN_MASK,
flexcanStatusRxWarning = CAN_ESR1_RX_WRN_MASK,
flexcanStatusIdle = CAN_ESR1_IDLE_MASK,
flexcanStatusTransmitting = CAN_ESR1_TX_MASK,
flexcanStatusFltConf = CAN_ESR1_FLT_CONF_MASK,
flexcanStatusReceiving = CAN_ESR1_RX_MASK,
flexcanStatusBusOff = CAN_ESR1_BOFF_INT_MASK,
flexcanStatusError = CAN_ESR1_ERR_INT_MASK,
flexcanStatusWake = CAN_ESR1_WAK_INT_MASK }

```

FlexCAN error interrupt flags.

- enum `_flexcan_rx_fifo_id_element_format` {


```

flexcanRxFifoIdElementFormatA = 0x0,
flexcanRxFifoIdElementFormatB = 0x1,
flexcanRxFifoIdElementFormatC = 0x2,
flexcanRxFifoIdElementFormatD = 0x3 }

```

The id filter element type selection.

- enum `_flexcan_rx_fifo_filter_id_number` {


```

flexcanRxFifoIdFilterNum8 = 0x0,
flexcanRxFifoIdFilterNum16 = 0x1,
flexcanRxFifoIdFilterNum24 = 0x2,
flexcanRxFifoIdFilterNum32 = 0x3,
flexcanRxFifoIdFilterNum40 = 0x4,
flexcanRxFifoIdFilterNum48 = 0x5,
flexcanRxFifoIdFilterNum56 = 0x6,
flexcanRxFifoIdFilterNum64 = 0x7,
flexcanRxFifoIdFilterNum72 = 0x8,
flexcanRxFifoIdFilterNum80 = 0x9,
flexcanRxFifoIdFilterNum88 = 0xA,
flexcanRxFifoIdFilterNum96 = 0xB,
flexcanRxFifoIdFilterNum104 = 0xC,
flexcanRxFifoIdFilterNum112 = 0xD,
flexcanRxFifoIdFilterNum120 = 0xE,
flexcanRxFifoIdFilterNum128 = 0xF }

```

FlexCAN Rx FIFO filters number.

FlexCAN Initialization and Configuration functions

- void **FLEXCAN_Init** (CAN_Type *base, const flexcan_init_config_t *initConfig)
Initialize FlexCAN module with given initialization structure.
- void **FLEXCAN_Deinit** (CAN_Type *base)
This function reset FlexCAN module register content to its default value.
- void **FLEXCAN_Enable** (CAN_Type *base)
This function is used to Enable the FlexCAN Module.
- void **FLEXCAN_Disable** (CAN_Type *base)
This function is used to Disable the FlexCAN Module.
- void **FLEXCAN_SetTiming** (CAN_Type *base, const flexcan_timing_t *timing)
Sets the FlexCAN time segments for setting up bit rate.
- void **FLEXCAN_SetOperatingMode** (CAN_Type *base, uint8_t mode)
Set operation mode.
- void **FLEXCAN_SetMaxMsgBufNum** (CAN_Type *base, uint32_t bufNum)
Set the maximum number of Message Buffers.
- static bool **FLEXCAN_IsModuleReady** (CAN_Type *base)
Get the working status of FlexCAN module.
- void **FLEXCAN_SetAbortCmd** (CAN_Type *base, bool enable)
Set the Transmit Abort feature enablement.
- void **FLEXCAN_SetLocalPrioCmd** (CAN_Type *base, bool enable)
Set the local transmit priority enablement.
- void **FLEXCAN_SetMatchPrioCmd** (CAN_Type *base, bool priority)
Set the Rx matching process priority.

FlexCAN Message buffer control functions

- flexcan_msgbuf_t * **FLEXCAN_GetMsgBufPtr** (CAN_Type *base, uint8_t msgBufIdx)
Get message buffer pointer for transition.
- bool **FLEXCAN_LockRxMsgBuf** (CAN_Type *base, uint8_t msgBufIdx)
Locks the FlexCAN Rx message buffer.
- uint16_t **FLEXCAN_UnlockAllRxMsgBuf** (CAN_Type *base)
Unlocks the FlexCAN Rx message buffer.

FlexCAN Interrupts and flags management functions

- void **FLEXCAN_SetMsgBufIntCmd** (CAN_Type *base, uint8_t msgBufIdx, bool enable)
Enables/Disables the FlexCAN Message Buffer interrupt.
- bool **FLEXCAN_GetMsgBufStatusFlag** (CAN_Type *base, uint8_t msgBufIdx)
Gets the individual FlexCAN MB interrupt flag.
- void **FLEXCAN_ClearMsgBufStatusFlag** (CAN_Type *base, uint32_t msgBufIdx)
Clears the interrupt flag of the message buffers.
- void **FLEXCAN_SetErrIntCmd** (CAN_Type *base, uint32_t errorSrc, bool enable)
Enables error interrupt of the FlexCAN module.
- uint32_t **FLEXCAN_GetErrStatusFlag** (CAN_Type *base, uint32_t errFlags)
Gets the FlexCAN module interrupt flag.
- void **FLEXCAN_ClearErrStatusFlag** (CAN_Type *base, uint32_t errFlags)
Clears the interrupt flag of the FlexCAN module.

- void [FLEXCAN_GetErrCounter](#) (CAN_Type *base, uint8_t *txError, uint8_t *rxError)
Get the error counter of FlexCAN module.

Rx FIFO management functions

- void [FLEXCAN_EnableRxFifo](#) (CAN_Type *base, uint8_t numOfFilters)
Enables the Rx FIFO.
- void [FLEXCAN_DisableRxFifo](#) (CAN_Type *base)
Disables the Rx FIFO.
- void [FLEXCAN_SetRxFifoFilterNum](#) (CAN_Type *base, uint32_t numOfFilters)
Set the number of the Rx FIFO filters.
- void [FLEXCAN_SetRxFifoFilter](#) (CAN_Type *base, uint32_t idFormat, flexcan_id_table_t *id-FilterTable)
Set the FlexCAN Rx FIFO fields.
- flexcan_msgbuf_t * [FLEXCAN_GetRxFifoPtr](#) (CAN_Type *base)
Gets the FlexCAN Rx FIFO data pointer.
- uint16_t [FLEXCAN_GetRxFifoInfo](#) (CAN_Type *base)
Gets the FlexCAN Rx FIFO information.

Rx Mask Setting functions

- void [FLEXCAN_SetRxMaskMode](#) (CAN_Type *base, uint32_t mode)
Set the Rx masking mode.
- void [FLEXCAN_SetRxMaskRtrCmd](#) (CAN_Type *base, bool enable)
Set the remote transmit request mask enablement.
- void [FLEXCAN_SetRxGlobalMask](#) (CAN_Type *base, uint32_t mask)
Set the FlexCAN RX global mask.
- void [FLEXCAN_SetRxIndividualMask](#) (CAN_Type *base, uint32_t msgBufIdx, uint32_t mask)
Set the FlexCAN Rx individual mask for ID filtering in the Rx MBs and the Rx FIFO.
- void [FLEXCAN_SetRxMsgBuff14Mask](#) (CAN_Type *base, uint32_t mask)
Set the FlexCAN RX Message Buffer BUF14 mask.
- void [FLEXCAN_SetRxMsgBuff15Mask](#) (CAN_Type *base, uint32_t mask)
Set the FlexCAN RX Message Buffer BUF15 mask.
- void [FLEXCAN_SetRxFifoGlobalMask](#) (CAN_Type *base, uint32_t mask)
Set the FlexCAN RX Fifo global mask.

Misc. Functions

- void [FLEXCAN_SetSelfWakeUpCmd](#) (CAN_Type *base, bool lpfEnable, bool enable)
Enable/disable the FlexCAN self wakeup feature.
- void [FLEXCAN_SetSelfReceptionCmd](#) (CAN_Type *base, bool enable)
Enable/Disable the FlexCAN self reception feature.
- void [FLEXCAN_SetRxVoteCmd](#) (CAN_Type *base, bool enable)
Enable/disable the enhance FlexCAN Rx vote.
- void [FLEXCAN_SetAutoBusOffRecoverCmd](#) (CAN_Type *base, bool enable)
Enable/disable the Auto Busoff recover feature.
- void [FLEXCAN_SetTimeSyncCmd](#) (CAN_Type *base, bool enable)

FlexCAN driver

- *Enable/disable the Time Sync feature.*
void [FLEXCAN_SetAutoRemoteResponseCmd](#) (CAN_Type *base, bool enable)
- *Enable/disable the Auto Remote Response feature.*
static void [FLEXCAN_SetGlitchFilterWidth](#) (CAN_Type *base, uint8_t filterWidth)
- *Enable/disable the Glitch Filter Width when FLEXCAN enters the STOP mode.*
static uint32_t [FLEXCAN_GetLowestInactiveMsgBuf](#) (CAN_Type *base)
- *Get the lowest inactive message buffer number.*
static void [FLEXCAN_SetTxArbitrationStartDelay](#) (CAN_Type *base, uint8_t tasd)
- *Set the Tx Arbitration Start Delay number.*

6.2.4 Data Structure Documentation

6.2.4.1 struct flexcan_id_table_t

Data Fields

- uint32_t * [idFilter](#)
Rx FIFO ID filter elements.
- bool [isRemoteFrame](#)
Remote frame.
- bool [isExtendedFrame](#)
Extended frame.

6.2.4.1.0.4 Field Documentation

6.2.4.1.0.4.1 uint32_t* flexcan_id_table_t::idFilter

6.2.4.1.0.4.2 bool flexcan_id_table_t::isRemoteFrame

6.2.4.1.0.4.3 bool flexcan_id_table_t::isExtendedFrame

6.2.4.2 struct flexcan_msgbuf_t

6.2.4.2.0.5 Field Documentation

6.2.4.2.0.5.1 uint32_t flexcan_msgbuf_t::cs

6.2.4.2.0.5.2 uint32_t flexcan_msgbuf_t::id

6.2.4.2.0.5.3 uint32_t flexcan_msgbuf_t::word0

6.2.4.2.0.5.4 uint32_t flexcan_msgbuf_t::word1

6.2.4.3 struct flexcan_timing_t

Data Fields

- uint32_t [preDiv](#)
Clock pre divider.

- uint32_t [rJumpwidth](#)
Resync jump width.
- uint32_t [phaseSeg1](#)
Phase segment 1.
- uint32_t [phaseSeg2](#)
Phase segment 2.
- uint32_t [propSeg](#)
Propagation segment.

6.2.4.3.0.6 Field Documentation

6.2.4.3.0.6.1 uint32_t flexcan_timing_t::preDiv

6.2.4.3.0.6.2 uint32_t flexcan_timing_t::rJumpwidth

6.2.4.3.0.6.3 uint32_t flexcan_timing_t::phaseSeg1

6.2.4.3.0.6.4 uint32_t flexcan_timing_t::phaseSeg2

6.2.4.3.0.6.5 uint32_t flexcan_timing_t::propSeg

6.2.4.4 struct flexcan_init_config_t

Data Fields

- [flexcan_timing_t timing](#)
Desired FlexCAN module timing configuration.
- uint32_t [operatingMode](#)
Desired FlexCAN module operating mode.
- uint8_t [maxMsgBufNum](#)
The maximal number of available message buffer.

6.2.4.4.0.7 Field Documentation

6.2.4.4.0.7.1 flexcan_timing_t flexcan_init_config_t::timing

6.2.4.4.0.7.2 uint32_t flexcan_init_config_t::operatingMode

6.2.4.4.0.7.3 uint8_t flexcan_init_config_t::maxMsgBufNum

6.2.5 Enumeration Type Documentation

6.2.5.1 enum _flexcan_msgbuf_code_rx

Enumerator

- flexcanRxInactive* MB is not active.
- flexcanRxFull* MB is full.
- flexcanRxEmpty* MB is active and empty.
- flexcanRxOverrun* MB is overwritten into a full buffer.

FlexCAN driver

flexcanRxBusy FlexCAN is updating the contents of the MB.

flexcanRxRanswer The CPU must not access the MB. A frame was configured to recognize a Remote Request Frame

flexcanRxNotUsed and transmit a Response Frame in return. Not used.

6.2.5.2 enum _flexcan_msgbuf_code_tx

Enumerator

flexcanTxInactive MB is not active.

flexcanTxAbort MB is aborted.

flexcanTxDataOrRemte MB is a TX Data Frame (when MB RTR = 0) or. MB is a TX Remote Request Frame (when MB RTR = 1).

flexcanTxTanswer MB is a TX Response Request Frame from.

flexcanTxNotUsed an incoming Remote Request Frame. Not used.

6.2.5.3 enum _flexcan_operatining_modes

Enumerator

flexcanNormalMode Normal mode or user mode.

flexcanListenOnlyMode Listen-only mode.

flexcanLoopBackMode Loop-back mode.

6.2.5.4 enum _flexcan_rx_mask_mode

Enumerator

flexcanRxMaskGlobal Rx global mask.

flexcanRxMaskIndividual Rx individual mask.

6.2.5.5 enum _flexcan_rx_mask_id_type

Enumerator

flexcanRxMaskIdStd Standard ID.

flexcanRxMaskIdExt Extended ID.

6.2.5.6 enum `_flexcan_interru`pt

Enumerator

flexcanIntRxWarning Tx Warning interrupt source.
flexcanIntTxWarning Tx Warning interrupt source.
flexcanIntWakeUp Wake Up interrupt source.
flexcanIntBusOff Bus Off interrupt source.
flexcanIntError Error interrupt source.

6.2.5.7 enum `_flexcan_status_flag`

Enumerator

flexcanStatusSynch Bus Synchronized flag.
flexcanStatusTxWarningInt Tx Warning interrupt flag.
flexcanStatusRxWarningInt Tx Warning interrupt flag.
flexcanStatusBit1Err Bit0 Error flag.
flexcanStatusBit0Err Bit1 Error flag.
flexcanStatusAckErr Ack Error flag.
flexcanStatusCrcErr CRC Error flag.
flexcanStatusFrameErr Frame Error flag.
flexcanStatusStuffingErr Stuffing Error flag.
flexcanStatusTxWarning Tx Warning flag.
flexcanStatusRxWarning Rx Warning flag.
flexcanStatusIdle FlexCAN Idle flag.
flexcanStatusTransmitting Transmitting flag.
flexcanStatusFltConf Fault Config flag.
flexcanStatusReceiving Receiving flag.
flexcanStatusBusOff Bus Off interrupt flag.
flexcanStatusError Error interrupt flag.
flexcanStatusWake Wake Up interrupt flag.

6.2.5.8 enum `_flexcan_rx_fifo_id_element_format`

Enumerator

flexcanRxFifoIdElementFormatA One full ID (standard and extended) per ID Filter Table element.
flexcanRxFifoIdElementFormatB Two full standard IDs or two partial 14-bit (standard and extended) IDs per ID Filter Table element.
flexcanRxFifoIdElementFormatC Four partial 8-bit Standard IDs per ID Filter Table element.
flexcanRxFifoIdElementFormatD All frames rejected.

FlexCAN driver

6.2.5.9 enum `_flexcan_rx_fifo_filter_id_number`

Enumerator

flexcanRxFifoIdFilterNum8 8 Rx FIFO Filters.
flexcanRxFifoIdFilterNum16 16 Rx FIFO Filters.
flexcanRxFifoIdFilterNum24 24 Rx FIFO Filters.
flexcanRxFifoIdFilterNum32 32 Rx FIFO Filters.
flexcanRxFifoIdFilterNum40 40 Rx FIFO Filters.
flexcanRxFifoIdFilterNum48 48 Rx FIFO Filters.
flexcanRxFifoIdFilterNum56 56 Rx FIFO Filters.
flexcanRxFifoIdFilterNum64 64 Rx FIFO Filters.
flexcanRxFifoIdFilterNum72 72 Rx FIFO Filters.
flexcanRxFifoIdFilterNum80 80 Rx FIFO Filters.
flexcanRxFifoIdFilterNum88 88 Rx FIFO Filters.
flexcanRxFifoIdFilterNum96 96 Rx FIFO Filters.
flexcanRxFifoIdFilterNum104 104 Rx FIFO Filters.
flexcanRxFifoIdFilterNum112 112 Rx FIFO Filters.
flexcanRxFifoIdFilterNum120 120 Rx FIFO Filters.
flexcanRxFifoIdFilterNum128 128 Rx FIFO Filters.

6.2.6 Function Documentation

6.2.6.1 void `FLEXCAN_Init (CAN_Type * base, const flexcan_init_config_t * initConfig)`

Parameters

<i>base</i>	CAN base pointer.
<i>initConfig</i>	CAN initialization structure (see flexcan_init_config_t structure).

6.2.6.2 void `FLEXCAN_Deinit (CAN_Type * base)`

Parameters

<i>base</i>	FlexCAN base pointer.
-------------	-----------------------

6.2.6.3 void `FLEXCAN_Enable (CAN_Type * base)`

Parameters

<i>base</i>	FlexCAN base pointer.
-------------	-----------------------

6.2.6.4 void FLEXCAN_Disable (CAN_Type * *base*)

Parameters

<i>base</i>	FlexCAN base pointer.
-------------	-----------------------

6.2.6.5 void FLEXCAN_SetTiming (CAN_Type * *base*, const flexcan_timing_t * *timing*)

Parameters

<i>base</i>	FlexCAN base pointer.
<i>timing</i>	FlexCAN time segments, which need to be set for the bit rate (See flexcan_timing_t structure).

6.2.6.6 void FLEXCAN_SetOperatingMode (CAN_Type * *base*, uint8_t *mode*)

Parameters

<i>base</i>	FlexCAN base pointer.
<i>mode</i>	Set an operation mode.

6.2.6.7 void FLEXCAN_SetMaxMsgBufNum (CAN_Type * *base*, uint32_t *bufNum*)

Parameters

<i>base</i>	FlexCAN base pointer.
<i>bufNum</i>	Maximum number of message buffers.

6.2.6.8 static bool FLEXCAN_IsModuleReady (CAN_Type * *base*) [inline], [static]

FlexCAN driver

Parameters

<i>base</i>	FlexCAN base pointer.
-------------	-----------------------

Returns

- true: FLEXCAN module is either in Normal Mode, Listen-Only Mode or Loop-Back Mode.
- false: FLEXCAN module is either in Disable Mode, Stop Mode or Freeze Mode.

6.2.6.9 void FLEXCAN_SetAbortCmd (CAN_Type * *base*, bool *enable*)

Parameters

<i>base</i>	FlexCAN base pointer.
<i>enable</i>	Enable/Disable Transmit Abort feature. <ul style="list-style-type: none">• true: Enable Transmit Abort feature.• false: Disable Transmit Abort feature.

6.2.6.10 void FLEXCAN_SetLocalPrioCmd (CAN_Type * *base*, bool *enable*)

Parameters

<i>base</i>	FlexCAN base pointer.
<i>enable</i>	Enable/Disable local transmit periority. <ul style="list-style-type: none">• true: Transmit MB with highest local priority.• false: Transmit MB with lowest MB number.

6.2.6.11 void FLEXCAN_SetMatchPrioCmd (CAN_Type * *base*, bool *priority*)

Parameters

<i>base</i>	FlexCAN base pointer.
-------------	-----------------------

<i>priority</i>	Set Rx matching process priority. <ul style="list-style-type: none"> • true: Matching starts from Mailboxes and continues on Rx FIFO. • false: Matching starts from Rx FIFO and continues on Mailboxes.
-----------------	---

6.2.6.12 flexcan_msgbuf_t* FLEXCAN_GetMsgBufPtr (CAN_Type * *base*, uint8_t *msgBufIdx*)

Parameters

<i>base</i>	FlexCAN base pointer.
<i>msgBufIdx</i>	message buffer index.

Returns

message buffer pointer.

6.2.6.13 bool FLEXCAN_LockRxMsgBuf (CAN_Type * *base*, uint8_t *msgBufIdx*)

Parameters

<i>base</i>	FlexCAN base pointer.
<i>msgBufIdx</i>	Index of the message buffer

Returns

- true: Lock Rx Message Buffer successful.
 - false: Lock Rx Message Buffer failed.

6.2.6.14 uint16_t FLEXCAN_UnlockAllRxMsgBuf (CAN_Type * *base*)

Parameters

<i>base</i>	FlexCAN base pointer.
-------------	-----------------------

Returns

current free run timer counter value.

FlexCAN driver

6.2.6.15 void FLEXCAN_SetMsgBufIntCmd (CAN_Type * *base*, uint8_t *msgBufIdx*, bool *enable*)

Parameters

<i>base</i>	FlexCAN base pointer.
<i>msgBufIdx</i>	Index of the message buffer.
<i>enable</i>	Enables/Disables interrupt. <ul style="list-style-type: none"> • true: Enable Message Buffer interrupt. • disable: Disable Message Buffer interrupt.

6.2.6.16 bool FLEXCAN_GetMsgBufStatusFlag (CAN_Type * *base*, uint8_t *msgBufIdx*)

Parameters

<i>base</i>	FlexCAN base pointer.
<i>msgBufIdx</i>	Index of the message buffer.

Return values

<i>true,:</i>	Message Buffer Interrupt is pending.
<i>false,:</i>	There is no Message Buffer Interrupt.

6.2.6.17 void FLEXCAN_ClearMsgBufStatusFlag (CAN_Type * *base*, uint32_t *msgBufIdx*)

Parameters

<i>base</i>	FlexCAN base pointer.
<i>msgBufIdx</i>	Index of the message buffer.

6.2.6.18 void FLEXCAN_SetErrIntCmd (CAN_Type * *base*, uint32_t *errorSrc*, bool *enable*)

Parameters

FlexCAN driver

<i>base</i>	FlexCAN base pointer.
<i>errorSrc</i>	The interrupt source (see _flexcan_interrupty enumeration).
<i>enable</i>	Choose enable or disable.

6.2.6.19 `uint32_t FLEXCAN_GetErrStatusFlag (CAN_Type * base, uint32_t errFlags)`

Parameters

<i>base</i>	FlexCAN base pointer.
<i>errFlags</i>	FlexCAN error flags (see _flexcan_status_flag enumeration).

Returns

The individual Message Buffer interrupt flag (0 and 1 are the flag value)

6.2.6.20 `void FLEXCAN_ClearErrStatusFlag (CAN_Type * base, uint32_t errFlags)`

Parameters

<i>base</i>	FlexCAN base pointer.
<i>errFlags</i>	The value to be written to the interrupt flag1 register (see _flexcan_status_flag enumeration).

6.2.6.21 `void FLEXCAN_GetErrCounter (CAN_Type * base, uint8_t * txError, uint8_t * rxError)`

Parameters

<i>base</i>	FlexCAN base pointer.
<i>txError</i>	Tx_Err_Counter pointer.
<i>rxError</i>	Rx_Err_Counter pointer.

6.2.6.22 `void FLEXCAN_EnableRxFifo (CAN_Type * base, uint8_t numOfFilters)`

Parameters

<i>base</i>	FlexCAN base pointer.
<i>numOfFilters</i>	The number of Rx FIFO filters

6.2.6.23 void FLEXCAN_DisableRxFifo (CAN_Type * *base*)

Parameters

<i>base</i>	FlexCAN base pointer.
-------------	-----------------------

6.2.6.24 void FLEXCAN_SetRxFifoFilterNum (CAN_Type * *base*, uint32_t *numOfFilters*)

Parameters

<i>base</i>	FlexCAN base pointer.
<i>numOfFilters</i>	The number of Rx FIFO filters.

6.2.6.25 void FLEXCAN_SetRxFifoFilter (CAN_Type * *base*, uint32_t *idFormat*, flexcan_id_table_t * *idFilterTable*)

Parameters

<i>base</i>	FlexCAN base pointer.
<i>idFormat</i>	The format of the Rx FIFO ID Filter Table Elements
<i>idFilterTable</i>	The ID filter table elements which contain RTR bit, IDE bit and RX message ID.

6.2.6.26 flexcan_msgbuf_t* FLEXCAN_GetRxFifoPtr (CAN_Type * *base*)

Parameters

<i>base</i>	FlexCAN base pointer.
-------------	-----------------------

Returns

Rx FIFO data pointer.

FlexCAN driver

6.2.6.27 uint16_t FLEXCAN_GetRxFifoInfo (CAN_Type * *base*)

The return value indicates which Identifier Acceptance Filter (see Rx FIFO Structure) was hit by the received message.

Parameters

<i>base</i>	FlexCAN base pointer.
-------------	-----------------------

Returns

Rx FIFO filter number.

6.2.6.28 void FLEXCAN_SetRxMaskMode (CAN_Type * *base*, uint32_t *mode*)

Parameters

<i>base</i>	FlexCAN base pointer.
<i>mode</i>	The FlexCAN Rx mask mode (see _flexcan_rx_mask_mode enumeration).

6.2.6.29 void FLEXCAN_SetRxMaskRtrCmd (CAN_Type * *base*, bool *enable*)

Parameters

<i>base</i>	FlexCAN base pointer.
<i>enable</i>	Enable/Disable remote transmit request mask. <ul style="list-style-type: none">• true: Enable RTR matching judgement.• false: Disable RTR matching judgement.

6.2.6.30 void FLEXCAN_SetRxGlobalMask (CAN_Type * *base*, uint32_t *mask*)

Parameters

<i>base</i>	FlexCAN base pointer.
<i>mask</i>	Rx Global mask.

6.2.6.31 void FLEXCAN_SetRxIndividualMask (CAN_Type * *base*, uint32_t *msgBufIdx*, uint32_t *mask*)

Parameters

<i>base</i>	FlexCAN base pointer.
<i>msgBufIdx</i>	Index of the message buffer.
<i>mask</i>	Individual mask

6.2.6.32 void FLEXCAN_SetRxMsgBuff14Mask (CAN_Type * *base*, uint32_t *mask*)

Parameters

<i>base</i>	FlexCAN base pointer.
<i>mask</i>	Message Buffer BUF14 mask.

6.2.6.33 void FLEXCAN_SetRxMsgBuff15Mask (CAN_Type * *base*, uint32_t *mask*)

Parameters

<i>base</i>	FlexCAN base pointer.
<i>mask</i>	Message Buffer BUF15 mask.

6.2.6.34 void FLEXCAN_SetRxFifoGlobalMask (CAN_Type * *base*, uint32_t *mask*)

Parameters

<i>base</i>	FlexCAN base pointer.
<i>mask</i>	Rx Fifo Global mask.

6.2.6.35 void FLEXCAN_SetSelfWakeUpCmd (CAN_Type * *base*, bool *lpfEnable*, bool *enable*)

Parameters

FlexCAN driver

<i>base</i>	FlexCAN base pointer.
<i>lpfEnable</i>	The low pass filter for Rx self wakeup feature enablement.
<i>enable</i>	The self wakeup feature enablement.

6.2.6.36 void FLEXCAN_SetSelfReceptionCmd (CAN_Type * *base*, bool *enable*)

Parameters

<i>base</i>	FlexCAN base pointer.
<i>enable</i>	Enable/Disable self reception feature. <ul style="list-style-type: none">• true: Enable self reception feature.• false: Disable self reception feature.

6.2.6.37 void FLEXCAN_SetRxVoteCmd (CAN_Type * *base*, bool *enable*)

Parameters

<i>base</i>	FlexCAN base pointer.
<i>enable</i>	Enable/Disable FlexCAN Rx vote mechanism <ul style="list-style-type: none">• true: Three samples are used to determine the value of the received bit.• false: Just one sample is used to determine the bit value.

6.2.6.38 void FLEXCAN_SetAutoBusOffRecoverCmd (CAN_Type * *base*, bool *enable*)

Parameters

<i>base</i>	FlexCAN base pointer.
<i>enable</i>	Enable/Disable Auto Busoff Recover <ul style="list-style-type: none">• true: Enable Auto Bus Off recover feature.• false: Disable Auto Bus Off recover feature.

6.2.6.39 void FLEXCAN_SetTimeSyncCmd (CAN_Type * *base*, bool *enable*)

Parameters

<i>base</i>	FlexCAN base pointer.
<i>enable</i>	Enable/Disable the Time Sync <ul style="list-style-type: none"> • true: Enable Time Sync feature. • false: Disable Time Sync feature.

6.2.6.40 void FLEXCAN_SetAutoRemoteResponseCmd (CAN_Type * *base*, bool *enable*)

Parameters

<i>base</i>	FlexCAN base pointer.
<i>enable</i>	Enable/Disable the Auto Remote Response feature <ul style="list-style-type: none"> • true: Enable Auto Remote Response feature. • false: Disable Auto Remote Response feature.

6.2.6.41 static void FLEXCAN_SetGlitchFilterWidth (CAN_Type * *base*, uint8_t *filterWidth*) [inline], [static]

Parameters

<i>base</i>	FlexCAN base pointer.
<i>filterWidth</i>	The Glitch Filter Width.

6.2.6.42 static uint32_t FLEXCAN_GetLowestInactiveMsgBuf (CAN_Type * *base*) [inline], [static]

Parameters

<i>base</i>	FlexCAN base pointer.
-------------	-----------------------

Returns

bit 22-16 : The lowest number inactive Mailbox. bit 14 : Indicates whether the number content is valid or not. bit 13 : This bit indicates whether there is any inactive Mailbox.

FlexCAN driver

6.2.6.43 `static void FLEXCAN_SetTxArbitrationStartDelay (CAN_Type * base, uint8_t tasd) [inline], [static]`

This function is used to optimize the transmit performance.
For more information about to set this value, see the Chip Reference Manual.

Parameters

<i>base</i>	FlexCAN base pointer.
<i>tasd</i>	The lowest number inactive Mailbox.



Chapter 7

General Purpose Input/Output (GPIO)

7.1 Overview

The FreeRTOS BSP provides a driver for the General Purpose Input/Output (GPIO) block of i.MX devices.

Modules

- [GPIO driver](#)

GPIO driver

7.2 GPIO driver

7.2.1 Overview

This chapter describes the programming interface of the GPIO driver (platform/drivers/inc/gpio_imx.h). The GPIO driver configures pins to digital input/output or interrupt mode and provides a set of APIs to access these registers, including these services:

- GPIO pin configuration;
- GPIO pin input/output operation;
- GPIO pin interrupt management;

7.2.2 GPIO pin configuration

Configure GPIO pins according to the target board and ensure that the configurations are correct. Define gpio pins configuration file based on a specific board to store the GPIO pin configurations.

GPIO pin configuration file example:

```
// Feel free to change the pin name, base, pin number, muxReg and padReg as what you want.
gpio_config_t gpioLed = {
    "USER LED",           // name
    &IOMUXC_SW_MUX_CTL_PAD_GPIO1_IO09, // muxReg
    0,                   // muxConfig
    &IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO09, // padReg
    0,                   // padConfig
    GPIO1,               // base
    9                     // pin
};

// Configure a specific GPIO pin.
configure_gpio_pin(&gpioLed);
```

7.2.3 GPIO initialization

To initialize the GPIO module, define a structure `gpio_init_config_t`. First, configure the structure. Then, call the `GPIO_Init()` function and pass the initialization structure.

This is an example of the GPIO module Initialization:

```
#include "gpio_imx.h"

#define BOARD_GPIO_LED_CONFIG    &gpioLed

// Configure "USER LED" as a digital output and no interrupt mode.
gpio_init_config_t ledInitConfig = {
    .pin = BOARD_GPIO_LED_CONFIG->pin,
    .direction = gpioDigitalOutput,
    .interruptMode = gpioNoIntmode
};

//Initializes GPIO module.
GPIO_Init(BOARD_GPIO_LED_CONFIG->base, &ledInitConfig);
```

Note: interruptMode can also be configured as a value of `gpio_interrupt_mode_t`.

7.2.4 Output operations

To use the output operation, configure the target GPIO pin as a digital output in `gpio_init_config_t` structure. The output operation is provided to configure the output logic level according to passed parameters:

```
void GPIO_WritePinOutput(GPIO_Type* base, uint32_t pin,
    gpio_pin_action_t pinVal);
static inline void GPIO_WritePortOutput(GPIO_Type* base, uint32_t portVal);
```

`GPIO_WritePinOutput()` function is used for single pin. And `GPIO_WritePortOutput()` function is used for all 32 pins of a GPIO instance.

7.2.5 Input operations

To use the input operation, configure the target GPIO pin as a digital input in the `gpio_init_config_t` structure. For the input operation, this is the most commonly used API function:

```
static inline uint8_t GPIO_ReadPinInput(GPIO_Type* base, uint32_t pin);
```

7.2.6 Read pad status

To use the read pad status operation, no care configuring GPIO pin as a input or output. This operation can read a specific GPIO pin logic level according to passed parameters:

```
static inline uint8_t GPIO_ReadPadStatus(GPIO_Type* base, uint32_t pin);
```

7.2.7 GPIO interrupt

Enable a specific pin interrupt in GPIO initialization structures according to configure the interrupt mode. The following API functions are used to manage the interrupt and status flags:

```
void GPIO_SetPinIntMode(GPIO_Type* base, uint32_t pin, bool enable);
static inline bool GPIO_IsIntPending(GPIO_Type* base, uint32_t pin);
static inline void GPIO_ClearStatusFlag(GPIO_Type* base, uint32_t pin);
```

`GPIO_SetPinIntMode()` function can enable or disable a specific GPIO pin. `GPIO_IsIntPending()` can check individual pin interrupt status. `GPIO_ClearStatusFlag()` can clear pin interrupt flag by writing a 1 to the corresponding bit position.

Data Structures

- struct `gpio_init_config_t`
GPIO Init structure definition. *More...*

GPIO driver

Enumerations

- enum `gpio_pin_direction_t` {
 `gpioDigitalInput` = 0U,
 `gpioDigitalOutput` = 1U }
 GPIO direction definition.
- enum `gpio_interrupt_mode_t` {
 `gpioIntLowLevel` = 0U,
 `gpioIntHighLevel` = 1U,
 `gpioIntRisingEdge` = 2U,
 `gpioIntFallingEdge` = 3U,
 `gpioNoIntmode` = 4U }
 GPIO interrupt mode definition.
- enum `gpio_pin_action_t` {
 `gpioPinClear` = 0U,
 `gpioPinSet` = 1U }
 GPIO pin(bit) value definition.

GPIO Initialization and Configuration functions

- void `GPIO_Init` (GPIO_Type *base, const `gpio_init_config_t` *initConfig)
 Initializes the GPIO peripheral according to the specified parameters in the initConfig.

GPIO Read and Write Functions

- static uint8_t `GPIO_ReadPinInput` (GPIO_Type *base, uint32_t pin)
 Reads the current input value of the pin when pin's direction is configured as input.
- static uint32_t `GPIO_ReadPortInput` (GPIO_Type *base)
 Reads the current input value of a specific GPIO port when port's direction are all configured as input.
- static uint8_t `GPIO_ReadPinOutput` (GPIO_Type *base, uint32_t pin)
 Reads the current pin output.
- static uint32_t `GPIO_ReadPortOutput` (GPIO_Type *base)
 Reads out all pin output status of the current port.
- void `GPIO_WritePinOutput` (GPIO_Type *base, uint32_t pin, `gpio_pin_action_t` pinVal)
 Sets the output level of the individual GPIO pin to logic 1 or 0.
- static void `GPIO_WritePortOutput` (GPIO_Type *base, uint32_t portVal)
 Sets the output of the GPIO port pins to a specific logic value.

GPIO Read Pad Status Functions

- static uint8_t `GPIO_ReadPadStatus` (GPIO_Type *base, uint32_t pin)
 Reads the current GPIO pin pad status.

Interrupts and flags management functions

- void [GPIO_SetPinIntMode](#) (GPIO_Type *base, uint32_t pin, bool enable)
Enable or Disable the specific pin interrupt.
- static bool [GPIO_IsIntPending](#) (GPIO_Type *base, uint32_t pin)
Check individual pin interrupt status.
- static void [GPIO_ClearStatusFlag](#) (GPIO_Type *base, uint32_t pin)
Clear pin interrupt flag.
- void [GPIO_SetIntEdgeSelect](#) (GPIO_Type *base, uint32_t pin, bool enable)
Enable or disable the edge select bit to override the ICR register's configuration.

7.2.8 Data Structure Documentation

7.2.8.1 struct gpio_init_config_t

Data Fields

- uint32_t [pin](#)
Specifies the pin number.
- [gpio_pin_direction_t](#) [direction](#)
Specifies the pin direction.
- [gpio_interrupt_mode_t](#) [interruptMode](#)
Specifies the pin interrupt mode, a value of [gpio_interrupt_mode_t](#).

7.2.8.1.0.8 Field Documentation

7.2.8.1.0.8.1 uint32_t gpio_init_config_t::pin

7.2.8.1.0.8.2 gpio_pin_direction_t gpio_init_config_t::direction

7.2.8.1.0.8.3 gpio_interrupt_mode_t gpio_init_config_t::interruptMode

7.2.9 Enumeration Type Documentation

7.2.9.1 enum gpio_pin_direction_t

Enumerator

- gpioDigitalInput*** Set current pin as digital input.
- gpioDigitalOutput*** Set current pin as digital output.

7.2.9.2 enum gpio_interrupt_mode_t

Enumerator

- gpioIntLowLevel*** Set current pin interrupt is low-level sensitive.
- gpioIntHighLevel*** Set current pin interrupt is high-level sensitive.

GPIO driver

gpioIntRisingEdge Set current pin interrupt is rising-edge sensitive.

gpioIntFallingEdge Set current pin interrupt is falling-edge sensitive.

gpioNoIntmode Set current pin general IO functionality.

7.2.9.3 enum gpio_pin_action_t

Enumerator

gpioPinClear Clear GPIO Pin.

gpioPinSet Set GPIO Pin.

7.2.10 Function Documentation

7.2.10.1 void GPIO_Init (GPIO_Type * *base*, const gpio_init_config_t * *initConfig*)

Parameters

<i>base</i>	GPIO base pointer.
<i>initConfig</i>	pointer to a gpio_init_config_t structure that contains the configuration information.

7.2.10.2 static uint8_t GPIO_ReadPinInput (GPIO_Type * *base*, uint32_t *pin*) [inline], [static]

Parameters

<i>base</i>	GPIO base pointer.
<i>pin</i>	GPIO port pin number.

Returns

GPIO pin input value.

7.2.10.3 static uint32_t GPIO_ReadPortInput (GPIO_Type * *base*) [inline], [static]

This function gets all 32-pin input as a 32-bit integer.

Parameters

<i>base</i>	GPIO base pointer.
-------------	--------------------

Returns

GPIO port input data.

7.2.10.4 `static uint8_t GPIO_ReadPinOutput (GPIO_Type * base, uint32_t pin)`
[inline], [static]

Parameters

<i>base</i>	GPIO base pointer.
<i>pin</i>	GPIO port pin number.

Returns

Current pin output value.

7.2.10.5 `static uint32_t GPIO_ReadPortOutput (GPIO_Type * base)` **[inline],**
[static]

This function operates all 32 port pins.

Parameters

<i>base</i>	GPIO base pointer.
-------------	--------------------

Returns

Current port output status.

7.2.10.6 `void GPIO_WritePinOutput (GPIO_Type * base, uint32_t pin, gpio_pin_action_t`
***pinVal*)**

GPIO driver

Parameters

<i>base</i>	GPIO base pointer.
<i>pin</i>	GPIO port pin number.
<i>pinVal</i>	pin output value (See gpio_pin_action_t structure).

7.2.10.7 static void GPIO_WritePortOutput (GPIO_Type * *base*, uint32_t *portVal*) [inline], [static]

This function operates all 32 port pins.

Parameters

<i>base</i>	GPIO base pointer.
<i>portVal</i>	data to configure the GPIO output.

7.2.10.8 static uint8_t GPIO_ReadPadStatus (GPIO_Type * *base*, uint32_t *pin*) [inline], [static]

Parameters

<i>base</i>	GPIO base pointer.
<i>pin</i>	GPIO port pin number.

Returns

GPIO pin pad status value.

7.2.10.9 void GPIO_SetPinIntMode (GPIO_Type * *base*, uint32_t *pin*, bool *enable*)

Parameters

<i>base</i>	GPIO base pointer.
-------------	--------------------

<i>pin</i>	GPIO pin number.
<i>enable</i>	Enable or disable interrupt. <ul style="list-style-type: none"> • true: Enable GPIO interrupt. • false: Disable GPIO interrupt.

7.2.10.10 `static bool GPIO_IsIntPending (GPIO_Type * base, uint32_t pin) [inline], [static]`

Parameters

<i>base</i>	GPIO base pointer.
<i>pin</i>	GPIO port pin number.

Returns

current pin interrupt status flag.

7.2.10.11 `static void GPIO_ClearStatusFlag (GPIO_Type * base, uint32_t pin) [inline], [static]`

Status flags are cleared by writing a 1 to the corresponding bit position.

Parameters

<i>base</i>	GPIO base pointer.
<i>pin</i>	GPIO port pin number.

7.2.10.12 `void GPIO_SetIntEdgeSelect (GPIO_Type * base, uint32_t pin, bool enable)`

Parameters

<i>base</i>	GPIO base pointer.
<i>pin</i>	GPIO port pin number.

GPIO driver

<i>enable</i>	Enable or disable edge select bit.
---------------	------------------------------------



Chapter 8

General Purpose Timer (GPT)

8.1 Overview

The FreeRTOS BSP provides a driver for the General Purpose Timer (GPT) block of i.MX devices.

Modules

- [GPT driver](#)

GPT driver

8.2 GPT driver

8.2.1 Overview

The chapter describes the programming interface of the GPT driver (`platform/drivers/inc/gpt.h`). The GPT has a 32-bit up-counter and the counter can be captured into a register using an event on an external pin. GPT also generates an event on the output pin and an interrupt when the timer reaches a programmed value. The GPT driver provides a set of APIs to provide these services:

- GPT general setting;
- GPT input/output signal control;
- GPT interrupt control;

8.2.2 GPT general setting

Before any other function is called, `GPT_Init()` must be invoked. `GPT_Init()` initializes the module to reset state and configure the GPT behavior in different CPU modes.

To keep the GPT clock source, mode setting and reset all other configurations, `GPT_SoftReset()` is used. And after the function return, the reset operation is finished.

GPT counter has several source to select, including OSC(24M), low reference clock(32K), peripheral clock(GPT module clock), or external clock. Use `GPT_SetClockSource()` to set clock source for the counter. All the counter sources other than peripheral clock are asynchronous clock to GPT module, there is some ratio limitation if asynchronous clock source is selected. See the Device's Reference Manual for this limitation. `GPT_GetClockSource()` can help getting current counter clock source setting.

GPT also provides a divider to make the counter clock source fit into appropriate frequency range. The user can use `GPT_SetPrescaler()` to set the divider, or `GPT_GetPrescaler()` to get current divider setting. OSC counter clock source is somehow special: it provides additional OSC divider before synchronising to GPT module. This is useful when both GPT module's clock source and counter clock source are OSC, as OSC divider helps to guarantee the ratio that meets synchronization requirement. OSC divider is controlled by `GPT_SetOscPrescaler()` and `GPT_GetOscPrescaler()`, and if both OSC divider and counter divider are set with OSC counter clock source, the final frequency is divided by product of OSC divider and counter divider.

When above GPT setting is done, `GPT_Enable()` can be used to start the counter, and then `GPT_Disable()` to stop the counter. To get current counter value, `GPT_ReadCounter()` can be used.

8.2.3 GPT input/output signal control

Each GPT instance has 2 capture channels and can be triggered from an external signal to capture the counter value. `GPT_SetInputOperationMode()` is to set the identified input channel mode to one of following 4 modes:

1. Disable capture
2. Capture on rise edge

3. Capture on fall edge
4. Capture on both edge

When the capture mode is set, the user can use `GPT_GetInputOperationMode()` to get current mode, and get captured counter value with `GPT_GetInputCaptureValue()` when the capture event occurs. The capture event can be obtained by interrupt.

Each GPT instance has 3 output channels and `GPT_SetOutputCompareValue()` can be used to set the compare value for identified channel. When the counter reaches the compare value, an event is triggered and some kind of operation on external pin occurs. The user can use `GPT_SetOutputOperationMode()` to set the operation when the event occurs:

1. Nothing
2. Toggle the value
3. Set to low (clear)
4. Set to high (set)
5. Active low pulse

Similarly, `GPT_GetOutputOperationMode()` and `GPT_GetOutputCompareValue()` can be used to get current setting for certain channel.

There is a special operation that can be used to trigger the output event without comparing the counter and the compare value. `GPT_ForceOutput()` is for this purpose.

8.2.4 GPT interrupt control

GPT module provide 3 kinds of interrupt events: input capture, output compare, and rollover. The user can use `GPT_SetIntCmd()` to enable or disable specific interrupt, and use `GPT_GetStatusFlag()` to get current event status. When an event occurs, `GPT_ClearStatusFlag()` can be used to clear the event.

Data Structures

- struct `gpt_init_config_t`
Structure to configure the running mode. [More...](#)

Enumerations

- enum `_gpt_clock_source` {
`gptClockSourceNone` = 0U,
`gptClockSourcePeriph` = 1U,
`gptClockSourceLowFreq` = 4U,
`gptClockSourceOsc` = 5U }
Clock source.
- enum `_gpt_input_capture_channel` {
`gptInputCaptureChannel1` = 0U,
`gptInputCaptureChannel2` = 1U }
Input capture channel number.

GPT driver

- enum `_gpt_input_operation_mode` {
 `gptInputOperationDisabled` = 0U,
 `gptInputOperationRiseEdge` = 1U,
 `gptInputOperationFallEdge` = 2U,
 `gptInputOperationBothEdge` = 3U }
 Input capture operation mode.
- enum `_gpt_output_compare_channel` {
 `gptOutputCompareChannel1` = 0U,
 `gptOutputCompareChannel2` = 1U,
 `gptOutputCompareChannel3` = 2U }
 Output compare channel number.
- enum `_gpt_output_operation_mode` {
 `gptOutputOperationDisconnected` = 0U,
 `gptOutputOperationToggle` = 1U,
 `gptOutputOperationClear` = 2U,
 `gptOutputOperationSet` = 3U,
 `gptOutputOperationActivelow` = 4U }
 Output compare operation mode.
- enum `_gpt_status_flag` {
 `gptStatusFlagOutputCompare1` = 1U << 0,
 `gptStatusFlagOutputCompare2` = 1U << 1,
 `gptStatusFlagOutputCompare3` = 1U << 2,
 `gptStatusFlagInputCapture1` = 1U << 3,
 `gptStatusFlagInputCapture2` = 1U << 4,
 `gptStatusFlagRollOver` = 1U << 5 }
 Status flag.

GPT State Control

- void `GPT_Init` (GPT_Type *base, const `gpt_init_config_t` *initConfig)
 Initialize GPT to reset state and initialize running mode.
- static void `GPT_SoftReset` (GPT_Type *base)
 Software reset of GPT module.
- void `GPT_SetClockSource` (GPT_Type *base, uint32_t source)
 Set clock source of GPT.
- static uint32_t `GPT_GetClockSource` (GPT_Type *base)
 Get clock source of GPT.
- static void `GPT_SetPrescaler` (GPT_Type *base, uint32_t prescaler)
 Set pre scaler of GPT.
- static uint32_t `GPT_GetPrescaler` (GPT_Type *base)
 Get pre scaler of GPT.
- static void `GPT_SetOscPrescaler` (GPT_Type *base, uint32_t prescaler)
 OSC 24M pre-scaler before selected by clock source.
- static uint32_t `GPT_GetOscPrescaler` (GPT_Type *base)
 Get pre-scaler of GPT.
- static void `GPT_Enable` (GPT_Type *base)
 Enable GPT module.

- static void [GPT_Disable](#) (GPT_Type *base)
Disable GPT module.
- static uint32_t [GPT_ReadCounter](#) (GPT_Type *base)
Get GPT counter value.

GPT Input/Output Signal Control

- static void [GPT_SetInputOperationMode](#) (GPT_Type *base, uint32_t channel, uint32_t mode)
Set GPT operation mode of input capture channel.
- static uint32_t [GPT_GetInputOperationMode](#) (GPT_Type *base, uint32_t channel)
Get GPT operation mode of input capture channel.
- static uint32_t [GPT_GetInputCaptureValue](#) (GPT_Type *base, uint32_t channel)
Get GPT input capture value of certain channel.
- static void [GPT_SetOutputOperationMode](#) (GPT_Type *base, uint32_t channel, uint32_t mode)
Set GPT operation mode of output compare channel.
- static uint32_t [GPT_GetOutputOperationMode](#) (GPT_Type *base, uint32_t channel)
Get GPT operation mode of output compare channel.
- static void [GPT_SetOutputCompareValue](#) (GPT_Type *base, uint32_t channel, uint32_t value)
Set GPT output compare value of output compare channel.
- static uint32_t [GPT_GetOutputCompareValue](#) (GPT_Type *base, uint32_t channel)
Get GPT output compare value of output compare channel.
- static void [GPT_ForceOutput](#) (GPT_Type *base, uint32_t channel)
Force GPT output action on output compare channel, ignoring comparator.

GPT Interrupt and Status Control

- static uint32_t [GPT_GetStatusFlag](#) (GPT_Type *base, uint32_t flags)
Get GPT status flag.
- static void [GPT_ClearStatusFlag](#) (GPT_Type *base, uint32_t flags)
Clear one or more GPT status flag.
- void [GPT_SetIntCmd](#) (GPT_Type *base, uint32_t flags, bool enable)
Enable or Disable GPT interrupts.

8.2.5 Data Structure Documentation

8.2.5.1 struct gpt_init_config_t

Data Fields

- bool [freeRun](#)
true: FreeRun mode, false: Restart mode.
- bool [waitEnable](#)
GPT enabled in wait mode.
- bool [stopEnable](#)
GPT enabled in stop mode.
- bool [dozeEnable](#)

GPT driver

- *GPT enabled in doze mode.*
• bool `dbgEnable`
- *GPT enabled in debug mode.*
• bool `enableMode`
true: counter reset to 0 when enabled, false: counter retain its value when enabled.

8.2.5.1.0.9 Field Documentation

8.2.5.1.0.9.1 bool `gpt_init_config_t::freeRun`

8.2.5.1.0.9.2 bool `gpt_init_config_t::waitEnable`

8.2.5.1.0.9.3 bool `gpt_init_config_t::stopEnable`

8.2.5.1.0.9.4 bool `gpt_init_config_t::dozeEnable`

8.2.5.1.0.9.5 bool `gpt_init_config_t::dbgEnable`

8.2.5.1.0.9.6 bool `gpt_init_config_t::enableMode`

8.2.6 Enumeration Type Documentation

8.2.6.1 enum `_gpt_clock_source`

Enumerator

- `gptClockSourceNone`* No source selected.
- `gptClockSourcePeriph`* Use peripheral module clock.
- `gptClockSourceLowFreq`* Use 32 K clock.
- `gptClockSourceOsc`* Use 24 M OSC clock.

8.2.6.2 enum `_gpt_input_capture_channel`

Enumerator

- `gptInputCaptureChannel1`* Input Capture Channel1.
- `gptInputCaptureChannel2`* Input Capture Channel2.

8.2.6.3 enum `_gpt_input_operation_mode`

Enumerator

- `gptInputOperationDisabled`* Don't capture.
- `gptInputOperationRiseEdge`* Capture on rising edge of input pin.
- `gptInputOperationFallEdge`* Capture on falling edge of input pin.
- `gptInputOperationBothEdge`* Capture on both edges of input pin.

8.2.6.4 enum `_gpt_output_compare_channel`

Enumerator

gptOutputCompareChannel1 Output Compare Channel1.
gptOutputCompareChannel2 Output Compare Channel2.
gptOutputCompareChannel3 Output Compare Channel3.

8.2.6.5 enum `_gpt_output_operation_mode`

Enumerator

gptOutputOperationDisconnected Don't change output pin.
gptOutputOperationToggle Toggle output pin.
gptOutputOperationClear Set output pin low.
gptOutputOperationSet Set output pin high.
gptOutputOperationActivelow Generate a active low pulse on output pin.

8.2.6.6 enum `_gpt_status_flag`

Enumerator

gptStatusFlagOutputCompare1 Output compare channel 1 event.
gptStatusFlagOutputCompare2 Output compare channel 2 event.
gptStatusFlagOutputCompare3 Output compare channel 3 event.
gptStatusFlagInputCapture1 Capture channel 1 event.
gptStatusFlagInputCapture2 Capture channel 2 event.
gptStatusFlagRollOver Counter reaches maximum value and rolled over to 0 event.

8.2.7 Function Documentation

8.2.7.1 void `GPT_Init (GPT_Type * base, const gpt_init_config_t * initConfig)`

Parameters

<i>base</i>	GPT base pointer.
<i>initConfig</i>	GPT mode setting configuration.

8.2.7.2 static void `GPT_SoftReset (GPT_Type * base) [inline], [static]`

GPT driver

Parameters

<i>base</i>	GPT base pointer.
-------------	-------------------

8.2.7.3 void GPT_SetClockSource (GPT_Type * *base*, uint32_t *source*)

Parameters

<i>base</i>	GPT base pointer.
<i>source</i>	Clock source (see _gpt_clock_source enumeration).

8.2.7.4 static uint32_t GPT_GetClockSource (GPT_Type * *base*) [inline], [static]

Parameters

<i>base</i>	GPT base pointer.
-------------	-------------------

Returns

clock source (see [_gpt_clock_source](#) enumeration).

8.2.7.5 static void GPT_SetPrescaler (GPT_Type * *base*, uint32_t *prescaler*) [inline], [static]

Parameters

<i>base</i>	GPT base pointer.
<i>prescaler</i>	Pre-scaler of GPT (0-4095, divider = prescaler + 1).

8.2.7.6 static uint32_t GPT_GetPrescaler (GPT_Type * *base*) [inline], [static]

Parameters

<i>base</i>	GPT base pointer.
-------------	-------------------

Returns

pre scaler of GPT (0-4095).

8.2.7.7 static void GPT_SetOscPrescaler (GPT_Type * *base*, uint32_t *prescaler*) [inline], [static]

Parameters

<i>base</i>	GPT base pointer.
<i>prescaler</i>	OSC pre-scaler(0-15, divider = prescaler + 1).

8.2.7.8 static uint32_t GPT_GetOscPrescaler (GPT_Type * *base*) [inline], [static]

Parameters

<i>base</i>	GPT base pointer.
-------------	-------------------

Returns

OSC pre scaler of GPT (0-15).

8.2.7.9 static void GPT_Enable (GPT_Type * *base*) [inline], [static]

Parameters

<i>base</i>	GPT base pointer.
-------------	-------------------

8.2.7.10 static void GPT_Disable (GPT_Type * *base*) [inline], [static]

GPT driver

Parameters

<i>base</i>	GPT base pointer.
-------------	-------------------

8.2.7.11 `static uint32_t GPT_ReadCounter (GPT_Type * base) [inline], [static]`

Parameters

<i>base</i>	GPT base pointer.
-------------	-------------------

Returns

GPT counter value.

8.2.7.12 `static void GPT_SetInputOperationMode (GPT_Type * base, uint32_t channel, uint32_t mode) [inline], [static]`

Parameters

<i>base</i>	GPT base pointer.
<i>channel</i>	GPT capture channel (see _gpt_input_capture_channel enumeration).
<i>mode</i>	GPT input capture operation mode (see _gpt_input_operation_mode enumeration).

8.2.7.13 `static uint32_t GPT_GetInputOperationMode (GPT_Type * base, uint32_t channel) [inline], [static]`

Parameters

<i>base</i>	GPT base pointer.
<i>channel</i>	GPT capture channel (see _gpt_input_capture_channel enumeration).

Returns

GPT input capture operation mode (see [_gpt_input_operation_mode](#) enumeration).

8.2.7.14 `static uint32_t GPT_GetInputCaptureValue (GPT_Type * base, uint32_t channel) [inline], [static]`

Parameters

<i>base</i>	GPT base pointer.
<i>channel</i>	GPT capture channel (see _gpt_input_capture_channel enumeration).

Returns

GPT input capture value.

8.2.7.15 `static void GPT_SetOutputOperationMode (GPT_Type * base, uint32_t channel, uint32_t mode) [inline], [static]`

Parameters

<i>base</i>	GPT base pointer.
<i>channel</i>	GPT output compare channel (see _gpt_output_compare_channel enumeration).
<i>mode</i>	GPT output operation mode (see _gpt_output_operation_mode enumeration).

8.2.7.16 `static uint32_t GPT_GetOutputOperationMode (GPT_Type * base, uint32_t channel) [inline], [static]`

Parameters

<i>base</i>	GPT base pointer.
<i>channel</i>	GPT output compare channel (see _gpt_output_compare_channel enumeration).

Returns

GPT output operation mode (see [_gpt_output_operation_mode](#) enumeration).

8.2.7.17 `static void GPT_SetOutputCompareValue (GPT_Type * base, uint32_t channel, uint32_t value) [inline], [static]`

Parameters

<i>base</i>	GPT base pointer.
<i>channel</i>	GPT output compare channel (see _gpt_output_compare_channel enumeration).
<i>value</i>	GPT output compare value.

GPT driver

8.2.7.18 `static uint32_t GPT_GetOutputCompareValue (GPT_Type * base, uint32_t channel) [inline], [static]`

Parameters

<i>base</i>	GPT base pointer.
<i>channel</i>	GPT output compare channel (see _gpt_output_compare_channel enumeration).

Returns

GPT output compare value.

8.2.7.19 `static void GPT_ForceOutput (GPT_Type * base, uint32_t channel)`
[inline], [static]

Parameters

<i>base</i>	GPT base pointer.
<i>channel</i>	GPT output compare channel (see _gpt_output_compare_channel enumeration).

8.2.7.20 `static uint32_t GPT_GetStatusFlag (GPT_Type * base, uint32_t flags)`
[inline], [static]

Parameters

<i>base</i>	GPT base pointer.
<i>flags</i>	GPT status flag mask (see _gpt_status_flag for bit definition).

Returns

GPT status, each bit represents one status flag.

8.2.7.21 `static void GPT_ClearStatusFlag (GPT_Type * base, uint32_t flags)`
[inline], [static]

Parameters

<i>base</i>	GPT base pointer.
<i>flags</i>	GPT status flag mask (see _gpt_status_flag for bit definition).

8.2.7.22 `void GPT_SetIntCmd (GPT_Type * base, uint32_t flags, bool enable)`

GPT driver

Parameters

<i>base</i>	GPT base pointer.
<i>flags</i>	GPT status flag mask (see _gpt_status_flag for bit definition).
<i>enable</i>	Enable/Disable GPT interrupts. -true: Enable GPT interrupts. -false: Disable GPT interrupts.



Chapter 9 InterIntegrated Circuit (I2C)

9.1 Overview

The FreeRTOS BSP provides a driver for the InterIntegrated Circuit (I2C) block of i.MX devices.

Modules

- [I2C driver](#)

I2C driver

9.2 I2C driver

9.2.1 Overview

The section describes the programming interface of the I2C driver (platform/drivers/inc/i2c_imx.h).

9.2.2 I2C initialization

To initialize the I2C module, define an `i2c_init_config_t` type variable and pass it to the `I2C_Init()` function. Here is the members of the structure definition:

1. `clockRate`: Current I2C module clock frequency. This variable can be obtained by calling `get_i2c_clock_freq()` function.
2. `baudRate`: Desired I2C baud rate. The legal baud rate should not exceed 400 kHz, which is the highest baud rate supported by this module.
3. `slaveAddress`: I2C module's own address when addressed as the slave device. Note that this value is the I2C module's own address, not the I2C slave's address that you want to communicate with.

After the I2C module is initialized, call `I2C_Enable()` to enable the I2C module before any data transaction.

9.2.3 I2C data transactions

I2C driver provides these APIs for data transactions:

```
I2C_WriteByte  
I2C_ReadByte  
I2C_SendRepeatStart  
I2C_SetWorkMode  
I2C_SetDirMode  
I2C_SetAckBit
```

I2C data send

To send data through the I2C bus, follow these steps:

1. Set the I2C module to work under Tx mode by calling `I2C_SetDirMode()`.
2. Switch to Master Mode and Send Start Signal by calling `I2C_SetWorkMode()`.
3. Send the data to I2C bus by calling `I2C_WriteByte()`.
4. Wait for I2C interrupt or poll the I2C status bit to see if the data is sent successfully.

I2C data receive

To receive data through the I2C bus, follow these steps:

1. Set the I2C module to work under Rx mode by calling `I2C_SetDirMode()`.
2. Switch to Master Mode and Send Start Signal by calling `I2C_SetWorkMode()`.

3. Call `I2C_ReadByte()` to trigger a I2C bus Read.
4. Wait for I2C interrupt or poll I2C status bit to see if the data is received successfully.
5. Read data by calling `I2C_ReadByte()` function.

I2C status and interrupt

This driver also provides APIs to handle I2C module Status and Interrupt:

1. Call `I2C_SetIntCmd()` to enable/disable I2C module interrupt.
2. Call `I2C_GetStatusFlag()` to get the I2C status flags (described in enum `_i2c_status_flag`) condition.
3. Call `I2C_ClearStatusFlag()` to clear specified status flags.

Example

For more information about how to use this driver, see I2C demo/example under `examples/<board_name>/`.

Data Structures

- struct `i2c_init_config_t`
I2C module initialization structure. [More...](#)

Enumerations

- enum `_i2c_status_flag` {
`i2cStatusTransferComplete` = I2C_I2SR_ICF_MASK,
`i2cStatusAddressedAsSlave` = I2C_I2SR_IAAS_MASK,
`i2cStatusBusBusy` = I2C_I2SR_IBB_MASK,
`i2cStatusArbitrationLost` = I2C_I2SR_IAL_MASK,
`i2cStatusSlaveReadWrite` = I2C_I2SR_SRW_MASK,
`i2cStatusInterrupt` = I2C_I2SR_IIF_MASK,
`i2cStatusReceivedAck` = I2C_I2SR_RXAK_MASK }
Flag for I2C interrupt status check or polling status.
- enum `_i2c_work_mode` {
`i2cModeSlave` = 0x0,
`i2cModeMaster` = I2C_I2CR_MSTA_MASK }
I2C Bus role of this module.
- enum `_i2c_direction_mode` {
`i2cDirectionReceive` = 0x0,
`i2cDirectionTransmit` = I2C_I2CR_MTX_MASK }
Data transfer direction.

I2C driver

Variables

- `uint32_t i2c_init_config_t::clockRate`
Current I2C module clock freq.
- `uint32_t i2c_init_config_t::baudRate`
Desired I2C baud rate.
- `uint8_t i2c_init_config_t::slaveAddress`
I2C module's own address when addressed as slave device.

I2C Initialization and Configuration functions

- `void I2C_Init (I2C_Type *base, const i2c_init_config_t *initConfig)`
Initialize I2C module with given initialization structure.
- `void I2C_Deinit (I2C_Type *base)`
This function reset I2C module register content to its default value.
- `static void I2C_Enable (I2C_Type *base)`
This function is used to Enable the I2C Module.
- `static void I2C_Disable (I2C_Type *base)`
This function is used to Disable the I2C Module.
- `void I2C_SetBaudRate (I2C_Type *base, uint32_t clockRate, uint32_t baudRate)`
This function is used to set the baud rate of I2C Module.
- `static void I2C_SetSlaveAddress (I2C_Type *base, uint8_t slaveAddress)`
This function is used to set the own I2C bus address when addressed as a slave.

I2C Bus Control functions

- `static void I2C_SendRepeatStart (I2C_Type *base)`
This function is used to Generate a Repeat Start Signal on I2C Bus.
- `static void I2C_SetWorkMode (I2C_Type *base, uint32_t mode)`
This function is used to select the I2C bus role of this module, both I2C Bus Master and Slave can be select.
- `static void I2C_SetDirMode (I2C_Type *base, uint32_t direction)`
This function is used to select the data transfer direction of this module, both Transmit and Receive can be select.
- `void I2C_SetAckBit (I2C_Type *base, bool ack)`
This function is used to set the Transmit Acknowledge action when receive data from other device.

Data transfers functions

- `static void I2C_WriteByte (I2C_Type *base, uint8_t byte)`
Writes one byte of data to the I2C bus.
- `static uint8_t I2C_ReadByte (I2C_Type *base)`
Returns the last byte of data read from the bus and initiate another read.

Interrupts and flags management functions

- void [I2C_SetIntCmd](#) (I2C_Type *base, bool enable)
Enable or disable I2C interrupt requests.
- static uint32_t [I2C_GetStatusFlag](#) (I2C_Type *base, uint32_t flags)
Gets the I2C status flag state.
- static void [I2C_ClearStatusFlag](#) (I2C_Type *base, uint32_t flags)
Clear one or more I2C status flag state.

9.2.4 Data Structure Documentation

9.2.4.1 struct i2c_init_config_t

Data Fields

- uint32_t [clockRate](#)
Current I2C module clock freq.
- uint32_t [baudRate](#)
Desired I2C baud rate.
- uint8_t [slaveAddress](#)
I2C module's own address when addressed as slave device.

9.2.5 Enumeration Type Documentation

9.2.5.1 enum i2c_status_flag

Enumerator

- i2cStatusTransferComplete*** Data Transfer complete flag.
- i2cStatusAddressedAsSlave*** Addressed as a slave flag.
- i2cStatusBusBusy*** Bus is busy flag.
- i2cStatusArbitrationLost*** Arbitration is lost flag.
- i2cStatusSlaveReadWrite*** Master reading from slave flag (De-assert if master writing to slave).
- i2cStatusInterrupt*** An interrupt is pending flag.
- i2cStatusReceivedAck*** No acknowledge detected flag.

9.2.5.2 enum i2c_work_mode

Enumerator

- i2cModeSlave*** This module works as I2C Slave.
- i2cModeMaster*** This module works as I2C Master.

I2C driver

9.2.5.3 enum `i2c_direction_mode`

Enumerator

i2cDirectionReceive This module works at receive mode.

i2cDirectionTransmit This module works at transmit mode.

9.2.6 Function Documentation

9.2.6.1 void `I2C_Init (I2C_Type * base, const i2c_init_config_t * initConfig)`

Parameters

<i>base</i>	I2C base pointer.
<i>initConfig</i>	I2C initialization structure (see <code>i2c_init_config_t</code>).

9.2.6.2 void `I2C_Deinit (I2C_Type * base)`

Parameters

<i>base</i>	I2C base pointer.
-------------	-------------------

9.2.6.3 static void `I2C_Enable (I2C_Type * base) [inline], [static]`

Parameters

<i>base</i>	I2C base pointer.
-------------	-------------------

9.2.6.4 static void `I2C_Disable (I2C_Type * base) [inline], [static]`

Parameters

<i>base</i>	I2C base pointer.
-------------	-------------------

9.2.6.5 void `I2C_SetBaudRate (I2C_Type * base, uint32_t clockRate, uint32_t baudRate)`

Parameters

<i>base</i>	I2C base pointer.
<i>clockRate</i>	I2C module clock frequency.
<i>baudRate</i>	Desired I2C module baud rate.

9.2.6.6 `static void I2C_SetSlaveAddress (I2C_Type * base, uint8_t slaveAddress)`
[inline], [static]

Parameters

<i>base</i>	I2C base pointer.
<i>slaveAddress</i>	Own I2C Bus address.

9.2.6.7 `static void I2C_SendRepeatStart (I2C_Type * base)` **[inline], [static]**

Parameters

<i>base</i>	I2C base pointer.
-------------	-------------------

9.2.6.8 `static void I2C_SetWorkMode (I2C_Type * base, uint32_t mode)` **[inline], [static]**

Parameters

<i>base</i>	I2C base pointer.
<i>mode</i>	I2C Bus role to set (see _i2c_work_mode enumeration).

9.2.6.9 `static void I2C_SetDirMode (I2C_Type * base, uint32_t direction)` **[inline], [static]**

Parameters

I2C driver

<i>base</i>	I2C base pointer.
<i>direction</i>	I2C Bus data transfer direction (see _i2c_direction_mode enumeration).

9.2.6.10 void I2C_SetAckBit (I2C_Type * *base*, bool *ack*)

Parameters

<i>base</i>	I2C base pointer.
<i>ack</i>	The ACK value answerback to remote I2C device. <ul style="list-style-type: none">• true: An acknowledge signal is sent to the bus at the ninth clock bit.• false: No acknowledge signal response is sent.

9.2.6.11 static void I2C_WriteByte (I2C_Type * *base*, uint8_t *byte*) [inline], [static]

Parameters

<i>base</i>	I2C base pointer.
<i>byte</i>	The byte of data to transmit.

9.2.6.12 static uint8_t I2C_ReadByte (I2C_Type * *base*) [inline], [static]

In a master receive mode, calling this function initiates receiving the next byte of data.

Parameters

<i>base</i>	I2C base pointer.
-------------	-------------------

Returns

This function returns the last byte received while the I2C module is configured in master receive or slave receive mode.

9.2.6.13 void I2C_SetIntCmd (I2C_Type * *base*, bool *enable*)

Parameters

<i>base</i>	I2C base pointer.
<i>enable</i>	Enable/Disable I2C interrupt. <ul style="list-style-type: none"> • true: Enable I2C interrupt. • false: Disable I2C interrupt.

9.2.6.14 `static uint32_t I2C_GetStatusFlag (I2C_Type * base, uint32_t flags)`
[inline], [static]

Parameters

<i>base</i>	I2C base pointer.
<i>flags</i>	I2C status flag mask (see _i2c_status_flag enumeration.)

Returns

I2C status, each bit represents one status flag

9.2.6.15 `static void I2C_ClearStatusFlag (I2C_Type * base, uint32_t flags)` **[inline], [static]**

Parameters

<i>base</i>	I2C base pointer.
<i>flags</i>	I2C status flag mask (see _i2c_status_flag enumeration.)

9.2.7 Variable Documentation

9.2.7.1 `uint32_t i2c_init_config_t::clockRate`

9.2.7.2 `uint32_t i2c_init_config_t::baudRate`

9.2.7.3 `uint8_t i2c_init_config_t::slaveAddress`



Chapter 10

Local Memory Controller (LMEM)

10.1 Overview

The FreeRTOS BSP provides a driver for the Local Memory Controller block of i.MX devices Cortex-M4 Core.

Modules

- [LMEM driver](#)

LMEM driver

10.2 LMEM driver

10.2.1 Overview

The chapter describes the programming interface of the LMEM driver.

Cache Enable/Disable

Use [LMEM_EnableSystemCache\(\)](#) / [LMEM_DisableSystemCache\(\)](#) function to enable/disable System Cache or use [LMEM_EnableCodeCache\(\)](#) / [LMEM_DisableCodeCache\(\)](#) function to enable/disable Code Cache.

Cache Flush

Use a set of functions to flush the entire System/Code Cache or just flush several lines.

For System Cache flush, use [LMEM_FlushSystemCache\(\)](#) and [LMEM_FlushSystemCacheLines\(\)](#). Similar functions are also provided for Code Cache flush.

Cache Invalidation

Use a set of functions to invalidate the entire System/Code Cache or just invalidate several lines.

For System Cache invalidation, use [LMEM_InvalidateSystemCache\(\)](#) and [LMEM_InvalidateSystemCacheLines\(\)](#). Similar functions are also provided for Code Cache invalidation.

Processor System Cache control functions

- void [LMEM_EnableSystemCache](#) (LMEM_Type *base)
This function enable the System Cache.
- void [LMEM_DisableSystemCache](#) (LMEM_Type *base)
This function disable the System Cache.
- void [LMEM_FlushSystemCache](#) (LMEM_Type *base)
This function flush the System Cache.
- void [LMEM_FlushSystemCacheLines](#) (LMEM_Type *base, void *address, uint32_t length)
This function is called to flush the System Cache by performing cache copy-backs.
- void [LMEM_InvalidateSystemCache](#) (LMEM_Type *base)
This function invalidate the System Cache.
- void [LMEM_InvalidateSystemCacheLines](#) (LMEM_Type *base, void *address, uint32_t length)
This function is responsible for performing an System Cache invalidate.

Processor Code Cache control functions

- void [LMEM_EnableCodeCache](#) (LMEM_Type *base)
This function enable the Code Cache.
- void [LMEM_DisableCodeCache](#) (LMEM_Type *base)
This function disable the Code Cache.
- void [LMEM_FlushCodeCache](#) (LMEM_Type *base)
This function flush the Code Cache.
- void [LMEM_FlushCodeCacheLines](#) (LMEM_Type *base, void *address, uint32_t length)
This function is called to flush the Code Cache by performing cache copy-backs.
- void [LMEM_InvalidateCodeCache](#) (LMEM_Type *base)
This function invalidate the Code Cache.
- void [LMEM_InvalidateCodeCacheLines](#) (LMEM_Type *base, void *address, uint32_t length)
This function is responsible for performing an Code Cache invalidate.

10.2.2 Function Documentation

10.2.2.1 void LMEM_EnableSystemCache (LMEM_Type * base)

Parameters

<i>base</i>	LMEM base pointer.
-------------	--------------------

10.2.2.2 void LMEM_DisableSystemCache (LMEM_Type * base)

Parameters

<i>base</i>	LMEM base pointer.
-------------	--------------------

10.2.2.3 void LMEM_FlushSystemCache (LMEM_Type * base)

Parameters

<i>base</i>	LMEM base pointer.
-------------	--------------------

10.2.2.4 void LMEM_FlushSystemCacheLines (LMEM_Type * base, void * address, uint32_t length)

It must determine how many cache lines need to be copied back and then perform the copy-backs.

LMEM driver

Parameters

<i>base</i>	LMEM base pointer.
<i>address</i>	The start address of cache line.
<i>length</i>	The length of flush address space.

10.2.2.5 void LMEM_InvalidateSystemCache (LMEM_Type * *base*)

Parameters

<i>base</i>	LMEM base pointer.
-------------	--------------------

10.2.2.6 void LMEM_InvalidateSystemCacheLines (LMEM_Type * *base*, void * *address*, uint32_t *length*)

It must determine how many cache lines need to be invalidated and then perform the invalidation.

Parameters

<i>base</i>	LMEM base pointer.
<i>address</i>	The start address of cache line.
<i>length</i>	The length of invalidate address space.

10.2.2.7 void LMEM_EnableCodeCache (LMEM_Type * *base*)

Parameters

<i>base</i>	LMEM base pointer.
-------------	--------------------

10.2.2.8 void LMEM_DisableCodeCache (LMEM_Type * *base*)

Parameters

<i>base</i>	LMEM base pointer.
-------------	--------------------

10.2.2.9 void LMEM_FlushCodeCache (LMEM_Type * *base*)

Parameters

<i>base</i>	LMEM base pointer.
-------------	--------------------

10.2.2.10 void LMEM_FlushCodeCacheLines (LMEM_Type * *base*, void * *address*, uint32_t *length*)

It must determine how many cache lines need to be copied back and then perform the copy-backs.

Parameters

<i>base</i>	LMEM base pointer.
<i>address</i>	The start address of cache line.
<i>length</i>	The length of flush address space.

10.2.2.11 void LMEM_InvalidateCodeCache (LMEM_Type * *base*)

Parameters

<i>base</i>	LMEM base pointer.
-------------	--------------------

10.2.2.12 void LMEM_InvalidateCodeCacheLines (LMEM_Type * *base*, void * *address*, uint32_t *length*)

It must determine how many cache lines need to be invalidated and then perform the invalidation.

Parameters

LMEM driver

<i>base</i>	LMEM base pointer.
<i>address</i>	The start address of cache line.
<i>length</i>	The length of invalidate address space.



Chapter 11

Messaging Unit (MU)

11.1 Overview

The FreeRTOS BSP provides a driver for the Messaging Unit (MU) block of i.MX devices.

Modules

- [MU driver](#)

MU driver

11.2 MU driver

11.2.1 Overview

This chapter describes the programming interface of the MU driver (platform/drivers/inc/mu_imx.h).

The MU driver provides these kinds of functions:

- Functions for send/receive message between processor A and B.
- Functions for general purpose interrupt between processor A and B.
- Functions for the flags between processor A and B.

11.2.2 Message send and receive functions

MU driver provides similar functions for message send and message receive. They are:

- Function to check whether the send/receive register is ready.
- Non-blocking function. Send/receive if the register is ready, otherwise return error status immediately.
- Blocking function. Wait until the send/receive register is ready, and send/receive the message.
- Function to enable/disable the RX/TX interrupt.

There are the functions:

```
// Functions for send message.
mu_status_t MU_TrySendMsg(MU_Type * base, uint32_t regIndex, uint32_t msg);
void MU_SendMsg(MU_Type * base, uint32_t regIndex, uint32_t msg);
bool MU_IsTxEmpty(MU_Type * base, uint32_t index);
void MU_EnableTxEmptyInt(MU_Type * base, uint32_t index);
void MU_DisableTxEmptyInt(MU_Type * base, uint32_t index);

// Functions for receive message.
mu_status_t MU_TryReceiveMsg(MU_Type * base, uint32_t regIndex, uint32_t *msg);
void MU_ReceiveMsg(MU_Type * base, uint32_t regIndex, uint32_t *msg);
bool MU_IsRxFull(MU_Type * base, uint32_t index);
void MU_EnableRxFullInt(MU_Type * base, uint32_t index);
void MU_DisableRxFullInt(MU_Type * base, uint32_t index);
```

11.2.3 General purpose interrupt functions

MU driver provides such functions for general purpose interrupt:

- Function to enable/disable the general purpose interrupt.
- Function to check and clear the general purpose interrupt pending status.
- Function to trigger general purpose interrupt to the other core.
- Function to check whether the general purpose interrupt has been processed by the other core.

The functions are:

```
void MU_EnableGeneralInt(MU_Type * base, uint32_t index);
void MU_DisableGeneralInt(MU_Type * base, uint32_t index);
bool MU_IsGeneralIntPending(MU_Type * base, uint32_t index);
```

```
void MU_ClearGeneralIntPending(MU_Type * base, uint32_t index);
mu_status_t MU_TriggerGeneralInt(MU_Type * base, uint32_t index);
bool MU_IsGeneralIntAccepted(MU_Type * base, uint32_t index);
```

Note that the enable/disable functions only control interrupt is issued or not. It means, if core B disables general purpose interrupt, and core A triggers the general purpose interrupt, then core B general purpose interrupt state is still pending, but it does not issue an interrupt.

11.2.4 Flag functions

By setting the flags on one side, the flags reflect on the other side, during the internal synchronization, it is not allowed to set flags again. Therefore, MU driver provides such functions for the MU flag:

```
mu_status_t MU_TrySetFlags(MU_Type * base, uint32_t flags);
void MU_SetFlags(MU_Type * base, uint32_t flags);
bool MU_IsFlagPending(MU_Type * base);
static inline uint32_t MU_GetFlags(MU_Type * base);
```

They are used for the non-blocking set, blocking set, pending status checking and flag check.

11.2.5 Other MU functions

MU driver provides functions for dual core boot up, clock, and power settings. Check the functions for details.

Macros

- #define [MU_SR_GIP0_MASK](#) (1U<<31U)
Bit mask for general purpose interrupt 0 pending.
- #define [MU_SR_RF0_MASK](#) (1U<<27U)
Bit mask for RX full interrupt 0 pending.
- #define [MU_SR_TE0_MASK](#) (1U<<23U)
Bit mask for TX empty interrupt 0 pending.
- #define [MU_CR_GIE0_MASK](#) (1U<<31U)
Bit mask for general purpose interrupt 0 enable.
- #define [MU_CR_RIE0_MASK](#) (1U<<27U)
Bit mask for RX full interrupt 0 enable.
- #define [MU_CR_TIE0_MASK](#) (1U<<23U)
Bit mask for TX empty interrupt 0 enable.
- #define [MU_CR_GIRO_MASK](#) (1U<<19U)
Bit mask to trigger general purpose interrupt 0.
- #define [MU_GPn_COUNT](#) (4U)
Number of general purpose interrupt.

Enumerations

- enum `mu_status_t` {
 `kStatus_MU_Success` = 0U,
 `kStatus_MU_TxNotEmpty` = 1U,
 `kStatus_MU_RxNotFull` = 2U,
 `kStatus_MU_FlagPending` = 3U,
 `kStatus_MU_EventPending` = 4U,
 `kStatus_MU_Initialized` = 5U,
 `kStatus_MU_IntPending` = 6U,
 `kStatus_MU_Failed` = 7U }
 MU status return codes.
- enum `mu_msg_status_t` {
 `kMuTxEmpty0` = `MU_SR_TE0_MASK`,
 `kMuTxEmpty1` = `MU_SR_TE0_MASK` >> 1U,
 `kMuTxEmpty2` = `MU_SR_TE0_MASK` >> 2U,
 `kMuTxEmpty3` = `MU_SR_TE0_MASK` >> 3U,
 `kMuTxEmpty`,
 `kMuRxFull0` = `MU_SR_RF0_MASK`,
 `kMuRxFull1` = `MU_SR_RF0_MASK` >> 1U,
 `kMuRxFull2` = `MU_SR_RF0_MASK` >> 2U,
 `kMuRxFull3` = `MU_SR_RF0_MASK` >> 3U,
 `kMuRxFull`,
 `kMuGenInt0` = `MU_SR_GIP0_MASK`,
 `kMuGenInt1` = `MU_SR_GIP0_MASK` >> 1U,
 `kMuGenInt2` = `MU_SR_GIP0_MASK` >> 2U,
 `kMuGenInt3` = `MU_SR_GIP0_MASK` >> 3U,
 `kMuGenInt`,
 `kMuStatusAll` }
 MU message status.
- enum `mu_power_mode_t` {
 `kMuPowerModeRun` = 0x00U,
 `kMuPowerModeWait` = 0x01U,
 `kMuPowerModeStop` = 0x02U,
 `kMuPowerModeDsm` = 0x03U }
 Power mode definition.

Initialization.

- static void `MU_Init` (`MU_Type *base`)
 Initializes the MU module to reset state.

Send Messages.

- `mu_status_t MU_TrySendMsg` (MU_Type *base, uint32_t regIndex, uint32_t msg)
Try to send a message.
- void `MU_SendMsg` (MU_Type *base, uint32_t regIndex, uint32_t msg)
Block to send a message.
- static bool `MU_IsTxEmpty` (MU_Type *base, uint32_t index)
Check TX empty status.
- static void `MU_EnableTxEmptyInt` (MU_Type *base, uint32_t index)
Enable TX empty interrupt.
- static void `MU_DisableTxEmptyInt` (MU_Type *base, uint32_t index)
Disable TX empty interrupt.

Receive Messages.

- `mu_status_t MU_TryReceiveMsg` (MU_Type *base, uint32_t regIndex, uint32_t *msg)
Try to receive a message.
- void `MU_ReceiveMsg` (MU_Type *base, uint32_t regIndex, uint32_t *msg)
Block to receive a message.
- static bool `MU_IsRxFull` (MU_Type *base, uint32_t index)
Check RX full status.
- static void `MU_EnableRxFullInt` (MU_Type *base, uint32_t index)
Enable RX full interrupt.
- static void `MU_DisableRxFullInt` (MU_Type *base, uint32_t index)
Disable RX full interrupt.

General Purpose Interrupt.

- static void `MU_EnableGeneralInt` (MU_Type *base, uint32_t index)
Enable general purpose interrupt.
- static void `MU_DisableGeneralInt` (MU_Type *base, uint32_t index)
Disable general purpose interrupt.
- static bool `MU_IsGeneralIntPending` (MU_Type *base, uint32_t index)
Check specific general purpose interrupt pending flag.
- static void `MU_ClearGeneralIntPending` (MU_Type *base, uint32_t index)
Clear specific general purpose interrupt pending flag.
- `mu_status_t MU_TriggerGeneralInt` (MU_Type *base, uint32_t index)
Trigger specific general purpose interrupt.
- static bool `MU_IsGeneralIntAccepted` (MU_Type *base, uint32_t index)
Check specific general purpose interrupt is accepted or not.

Flags

- `mu_status_t MU_TrySetFlags` (MU_Type *base, uint32_t flags)
Try to set some bits of the 3-bit flag reflect on the other MU side.
- void `MU_SetFlags` (MU_Type *base, uint32_t flags)
Set some bits of the 3-bit flag reflect on the other MU side.

MU driver

- static bool `MU_IsFlagPending` (MU_Type *base)
Checks whether the previous flag update is pending.
- static uint32_t `MU_GetFlags` (MU_Type *base)
Get the current value of the 3-bit flag set by other side.

Misc.

- static `mu_power_mode_t` `MU_GetOtherCorePowerMode` (MU_Type *base)
Get the power mode of the other core.
- static bool `MU_IsEventPending` (MU_Type *base)
Get the event pending status.
- static uint32_t `MU_GetMsgStatus` (MU_Type *base, uint32_t statusToCheck)
Get the the MU message status.

11.2.6 Macro Definition Documentation

11.2.6.1 `#define MU_SR_GIP0_MASK (1U<<31U)`

11.2.6.2 `#define MU_SR_RF0_MASK (1U<<27U)`

11.2.6.3 `#define MU_SR_TE0_MASK (1U<<23U)`

11.2.6.4 `#define MU_CR_GIE0_MASK (1U<<31U)`

11.2.6.5 `#define MU_CR_RIE0_MASK (1U<<27U)`

11.2.6.6 `#define MU_CR_TIE0_MASK (1U<<23U)`

11.2.6.7 `#define MU_CR_GIR0_MASK (1U<<19U)`

11.2.6.8 `#define MU_GPn_COUNT (4U)`

11.2.7 Enumeration Type Documentation

11.2.7.1 `enum mu_status_t`

Enumerator

kStatus_MU_Success Success.

kStatus_MU_TxNotEmpty TX register is not empty.

kStatus_MU_RxNotFull RX register is not full.

kStatus_MU_FlagPending Previous flags update pending.

kStatus_MU_EventPending MU event is pending.

kStatus_MU_Initialized MU driver has initialized previously.

kStatus_MU_IntPending Previous general interrupt still pending.
kStatus_MU_Failed Execution failed.

11.2.7.2 enum mu_msg_status_t

Enumerator

kMuTxEmpty0 TX0 empty status.
kMuTxEmpty1 TX1 empty status.
kMuTxEmpty2 TX2 empty status.
kMuTxEmpty3 TX3 empty status.
kMuTxEmpty TX empty status.
kMuRxFull0 RX0 full status.
kMuRxFull1 RX1 full status.
kMuRxFull2 RX2 full status.
kMuRxFull3 RX3 full status.
kMuRxFull RX empty status.
kMuGenInt0 General purpose interrupt 0 pending status.
kMuGenInt1 General purpose interrupt 2 pending status.
kMuGenInt2 General purpose interrupt 2 pending status.
kMuGenInt3 General purpose interrupt 3 pending status.
kMuGenInt General purpose interrupt pending status.
kMuStatusAll All MU status.

11.2.7.3 enum mu_power_mode_t

Enumerator

kMuPowerModeRun Run mode.
kMuPowerModeWait WAIT mode.
kMuPowerModeStop STOP mode.
kMuPowerModeDsm DSM mode.

11.2.8 Function Documentation

11.2.8.1 static void MU_Init (MU_Type * *base*) [inline], [static]

This function sets the MU module control register to its default reset value.

MU driver

Parameters

<i>base</i>	Register base address for the module.
-------------	---------------------------------------

11.2.8.2 `mu_status_t MU_TrySendMsg (MU_Type * base, uint32_t regIndex, uint32_t msg)`

This function tries to send a message, if the TX register is not empty, this function returns `kStatus_MU_TxNotEmpty`.

Parameters

<i>base</i>	Register base address for the module.
<i>regIndex</i>	Tx register index.
<i>msg</i>	Message to send.

Return values

<i>kStatus_MU_Success</i>	Message send successfully.
<i>kStatus_MU_TxNotEmpty</i>	Message not send because TX is not empty.

11.2.8.3 `void MU_SendMsg (MU_Type * base, uint32_t regIndex, uint32_t msg)`

This function waits until TX register is empty and send the message.

Parameters

<i>base</i>	Register base address for the module.
<i>regIndex</i>	Tx register index.
<i>msg</i>	Message to send.

11.2.8.4 `static bool MU_IsTxEmpty (MU_Type * base, uint32_t index) [inline], [static]`

This function checks the specific transmit register empty status.

Parameters

<i>base</i>	Register base address for the module.
<i>index</i>	TX register index to check.

Return values

<i>true</i>	TX register is empty.
<i>false</i>	TX register is not empty.

**11.2.8.5 static void MU_EnableTxEmptyInt (MU_Type * *base*, uint32_t *index*)
[inline], [static]**

This function enables specific TX empty interrupt.

Parameters

<i>base</i>	Register base address for the module.
<i>index</i>	TX interrupt index to enable.

Example:

```
// To enable TX0 empty interrupts.
MU_EnableTxEmptyInt(MU0_BASE, 0U);
```

**11.2.8.6 static void MU_DisableTxEmptyInt (MU_Type * *base*, uint32_t *index*)
[inline], [static]**

This function disables specific TX empty interrupt.

Parameters

<i>base</i>	Register base address for the module.
<i>disableMask</i>	Bitmap of the interrupts to disable.

Example:

```
// To disable TX0 empty interrupts.
MU_DisableTxEmptyInt(MU0_BASE, 0U);
```

11.2.8.7 mu_status_t MU_TryReceiveMsg (MU_Type * *base*, uint32_t *regIndex*, uint32_t * *msg*)

This function tries to receive a message, if the RX register is not full, this function returns kStatus_MU_RxNotFull.

MU driver

Parameters

<i>base</i>	Register base address for the module.
<i>regIdx</i>	Rx register index.
<i>msg</i>	Message to receive.

Return values

<i>kStatus_MU_Success</i>	Message receive successfully.
<i>kStatus_MU_RxNotFull</i>	Message not received because RX is not full.

11.2.8.8 void MU_ReceiveMsg (MU_Type * *base*, uint32_t *regIdx*, uint32_t * *msg*)

This function waits until RX register is full and receive the message.

Parameters

<i>base</i>	Register base address for the module.
<i>regIdx</i>	Rx register index.
<i>msg</i>	Message to receive.

11.2.8.9 static bool MU_IsRxFull (MU_Type * *base*, uint32_t *index*) [inline], [static]

This function checks the specific receive register full status.

Parameters

<i>base</i>	Register base address for the module.
<i>index</i>	RX register index to check.

Return values

<i>true</i>	RX register is full.
<i>false</i>	RX register is not full.

11.2.8.10 static void MU_EnableRxFullInt (MU_Type * *base*, uint32_t *index*) [inline], [static]

This function enables specific RX full interrupt.

Parameters

<i>base</i>	Register base address for the module.
<i>index</i>	RX interrupt index to enable.

Example:

```
// To enable RX0 full interrupts.
MU_EnableRxFullInt (MU0_BASE, 0U);
```

**11.2.8.11 static void MU_DisableRxFullInt (MU_Type * *base*, uint32_t *index*)
[inline], [static]**

This function disables specific RX full interrupt.

Parameters

<i>base</i>	Register base address for the module.
<i>disableMask</i>	Bitmap of the interrupts to disable.

Example:

```
// To disable RX0 full interrupts.
MU_DisableRxFullInt (MU0_BASE, 0U);
```

**11.2.8.12 static void MU_EnableGeneralInt (MU_Type * *base*, uint32_t *index*)
[inline], [static]**

This function enables specific general purpose interrupt.

Parameters

<i>base</i>	Register base address for the module.
<i>index</i>	General purpose interrupt index to enable.

Example:

```
// To enable general purpose interrupts 0.
MU_EnableGeneralInt (MU0_BASE, 0U);
```

**11.2.8.13 static void MU_DisableGeneralInt (MU_Type * *base*, uint32_t *index*)
[inline], [static]**

This function disables specific general purpose interrupt.

MU driver

Parameters

<i>base</i>	Register base address for the module.
<i>index</i>	General purpose interrupt index to disable.

Example:

```
// To disable general purpose interrupts 0.  
MU_DisableGeneralInt(MU0_BASE, 0U);
```

11.2.8.14 static bool MU_IsGeneralIntPending (MU_Type * *base*, uint32_t *index*) [inline], [static]

This function checks the specific general purpose interrupt pending status.

Parameters

<i>base</i>	Register base address for the module.
<i>index</i>	Index of the general purpose interrupt flag to check.

Return values

<i>true</i>	General purpose interrupt is pending.
<i>false</i>	General purpose interrupt is not pending.

11.2.8.15 static void MU_ClearGeneralIntPending (MU_Type * *base*, uint32_t *index*) [inline], [static]

This function clears the specific general purpose interrupt pending status.

Parameters

<i>base</i>	Register base address for the module.
<i>index</i>	Index of the general purpose interrupt flag to clear.

11.2.8.16 mu_status_t MU_TriggerGeneralInt (MU_Type * *base*, uint32_t *index*)

This function triggers specific general purpose interrupt to other core.

To ensure proper operations, make sure the correspond general purpose interrupt triggered previously has been accepted by the other core. The function MU_IsGeneralIntAccepted can be used for this check. If the previous general interrupt has not been accepted by the other core, this function does not trigger interrupt actually and returns an error.

Parameters

<i>base</i>	Register base address for the module.
<i>index</i>	Index of general purpose interrupt to trigger.

Return values

<i>kStatus_MU_Success</i>	Interrupt has been triggered successfully.
<i>kStatus_MU_IntPending</i>	Previous interrupt has not been accepted.

**11.2.8.17 static bool MU_IsGeneralIntAccepted (MU_Type * *base*, uint32_t *index*)
[inline], [static]**

This function checks whether the specific general purpose interrupt has been accepted by the other core or not.

Parameters

<i>base</i>	Register base address for the module.
<i>index</i>	Index of the general purpose interrupt to check.

Return values

<i>true</i>	General purpose interrupt is accepted.
<i>false</i>	General purpose interrupt is not accepted.

11.2.8.18 mu_status_t MU_TrySetFlags (MU_Type * *base*, uint32_t *flags*)

This functions tries to set some bits of the 3-bit flag. If previous flags update is still pending, this function returns kStatus_MU_FlagPending.

Parameters

<i>base</i>	Register base address for the module.
-------------	---------------------------------------

Return values

MU driver

<i>kStatus_MU_Success</i>	Flag set successfully.
<i>kStatus_MU_Flag-Pending</i>	Previous flag update is pending.

11.2.8.19 void MU_SetFlags (MU_Type * *base*, uint32_t *flags*)

This functions set some bits of the 3-bit flag. If previous flags update is still pending, this function blocks and polls to set the flag.

Parameters

<i>base</i>	Register base address for the module.
-------------	---------------------------------------

11.2.8.20 static bool MU_IsFlagPending (MU_Type * *base*) [inline], [static]

After setting flags, the flags update request is pending until internally acknowledged. During the pending period, it is not allowed to set flags again. This function is used to check the pending status, it can be used together with function MU_TrySetFlags.

Parameters

<i>base</i>	Register base address for the module.
-------------	---------------------------------------

Returns

True if pending, false if not.

11.2.8.21 static uint32_t MU_GetFlags (MU_Type * *base*) [inline], [static]

This functions gets the current value of the 3-bit flag.

Parameters

<i>base</i>	Register base address for the module.
-------------	---------------------------------------

Returns

flags Current value of the 3-bit flag.

11.2.8.22 `static mu_power_mode_t MU_GetOtherCorePowerMode (MU_Type * base)`
`[inline], [static]`

This functions gets the power mode of the other core.

MU driver

Parameters

<i>base</i>	Register base address for the module.
-------------	---------------------------------------

Returns

powermode Power mode of the other core.

11.2.8.23 static bool MU_IsEventPending (MU_Type * *base*) [inline], [static]

This functions gets the event pending status. To ensure events have been posted to the other side before entering STOP mode, verify the event pending status using this function.

Parameters

<i>base</i>	Register base address for the module.
-------------	---------------------------------------

Return values

<i>true</i>	Event is pending.
<i>false</i>	Event is not pending.

11.2.8.24 static uint32_t MU_GetMsgStatus (MU_Type * *base*, uint32_t *statusToCheck*) [inline], [static]

This functions gets TX/RX and general purpose interrupt pending status. The parameter is passed in as bitmask of the status to check.

Parameters

<i>base</i>	Register base address for the module.
<i>statusToCheck</i>	The status to check, see mu_msg_status_t.

Returns

Status checked.

Example:

```
// To check TX0 empty status.  
MU_GetMsgStatus(MU0_BASE, kMuTxEmpty0);  
  
// To check all RX full status.  
MU_GetMsgStatus(MU0_BASE, kMuRxFull);
```

```
// To check general purpose interrupt 0 and 3 pending status.  
MU_GetMsgStatus(MU0_BASE, kMuGenInt0 | kMuGenInt3);  
  
// To check all status.  
MU_GetMsgStatus(MU0_BASE, kMuStatusAll);
```




Chapter 12

Resource Domain Controller (RDC)

12.1 Overview

The FreeRTOS BSP provides a driver for the Resource Domain Controller (RDC) block of i.MX devices.

Modules

- [RDC Semaphore driver](#)
- [RDC definitions on i.MX 7Dual](#)
- [RDC driver](#)

12.2 RDC driver

12.2.1 Overview

The chapter describes the programming interface of the RDC driver (platform/drivers/inc/rdc.h). The RDC provides robust support for isolation of peripherals and memory among different bus masters. The RDC driver provides a set of APIs to provide these services:

- RDC domain control
- RDC status control

12.2.2 RDC domain control

RDC defines "domain", which is the unit of the access control. One or more bus masters can be put into one domain to get the permission from all the domains to access peripherals or memory. Each bus master is allocated a unique RDC master ID called "MDA", and the user can find the MDA enumeration *rdc_mda* in *rdc_defs<device>.h*, where <device> specifies the i.MX device name. Normally i.MX devices have 4 domains with ID from 0 to 3, and [RDC_SetDomainID\(\)](#) can be used to put some MDA into one of those domains. To avoid malfunction, the setting can be locked with "lock" parameter. [RDC_GetDomainID\(\)](#) is used to check which domain is some MDA associated.

There are some functions related to peripheral access permission for certain domain. Just like MDA, each peripheral has a RDC peripheral ID called "PDAP", which is also defined in *rdc_defs_<device>.h*. [RDC_SetPdapAccess\(\)](#) is to set PDAP permission for each domain, and "lock" parameter is also available to avoid further change of this setting. If some peripheral need to be accessed by multiple MDA, access conflict must be resolved. RDC provides RDC SEMAPHORE to allow each MDA to access the peripheral exclusively. And when using [RDC_SetPdapAccess\(\)](#), the user can also force RDC SEMAPHORE being acquired before peripheral access. Parameter "sreq" is for this purpose. [RDC_GetPdapAccess\(\)](#) and [RDC_IsPdapSemaphoreRequired\(\)](#) can be used to check current setting of some PDAP.

Besides peripheral access, memory can also be protected by RDC. Here memory can be QSPI, DDR, O-CRAM, PCIE, and so on. Each type of memory can have several regions in RDC, with different access permission for each region. RDC memory region setting must be enabled before it take effects. [RDC_SetMrAccess\(\)](#) is used for memory region access permission setting, and RDC memory region (defined in *rdc_defs_<device>.h*) type has to be matched with the [startAddr, endAddr) area. [RDC_GetMrAccess\(\)](#) and [RDC_IsMrEnabled\(\)](#) are used to check current setting of some memory region. In additional, the user can also use [RDC_GetViolationStatus\(\)](#) to get the memory region's violation address and which domain causes this violation. Once violation occurs and gets properly handled, [RDC_ClearViolationStatus\(\)](#) is used to clear the violation status.

12.2.3 RDC status control

RDC provides a interrupt that indicates the memory region setting restoration has completed. This is useful when some memory region as well as the RDC memory region configuration is powered off in low power mode. The interrupt can guarantee the memory and memory access configuration work before

the bus master accesses this region. `RDC_IsMemPowered()`, `RDC_IsIntPending()` and `RDC_ClearStatusFlag()` are functions for low power recovery. `RDC_GetSelfDomainID()` is used to return the domain ID of running CPU.

RDC State Control

- static uint32_t `RDC_GetSelfDomainID` (RDC_Type *base)
Get domain ID of core that is reading this.
- static bool `RDC_IsMemPowered` (RDC_Type *base)
Check whether memory region controlled by RDC is accessible after low power recovery.
- static bool `RDC_IsIntPending` (RDC_Type *base)
Check whether there's pending RDC memory region restoration interrupt.
- static void `RDC_ClearStatusFlag` (RDC_Type *base)
Clear interrupt status.
- static void `RDC_SetIntCmd` (RDC_Type *base, bool enable)
Set RDC interrupt mode.

RDC Domain Control

- static void `RDC_SetDomainID` (RDC_Type *base, uint32_t mda, uint32_t domainId, bool lock)
Set RDC domain ID for RDC master.
- static uint32_t `RDC_GetDomainID` (RDC_Type *base, uint32_t mda)
Get RDC domain ID for RDC master.
- static void `RDC_SetPdapAccess` (RDC_Type *base, uint32_t pdap, uint8_t perm, bool sreq, bool lock)
Set RDC peripheral access permission for RDC domains.
- static uint8_t `RDC_GetPdapAccess` (RDC_Type *base, uint32_t pdap)
Get RDC peripheral access permission for RDC domains.
- static bool `RDC_IsPdapSemaphoreRequired` (RDC_Type *base, uint32_t pdap)
Check whether RDC semaphore is required to access the peripheral.
- void `RDC_SetMrAccess` (RDC_Type *base, uint32_t mr, uint32_t startAddr, uint32_t endAddr, uint8_t perm, bool enable, bool lock)
Set RDC memory region access permission for RDC domains.
- uint8_t `RDC_GetMrAccess` (RDC_Type *base, uint32_t mr, uint32_t *startAddr, uint32_t *endAddr)
Get RDC memory region access permission for RDC domains.
- static bool `RDC_IsMrEnabled` (RDC_Type *base, uint32_t mr)
Check whether the memory region is enabled.
- bool `RDC_GetViolationStatus` (RDC_Type *base, uint32_t mr, uint32_t *violationAddr, uint32_t *violationDomain)
Get memory violation status.
- static void `RDC_ClearViolationStatus` (RDC_Type *base, uint32_t mr)
Clear RDC violation status.

12.2.4 Function Documentation

12.2.4.1 `static uint32_t RDC_GetSelfDomainID (RDC_Type * base) [inline],
[static]`

Parameters

<i>base</i>	RDC base pointer.
-------------	-------------------

Returns

Domain ID of self core

12.2.4.2 static bool RDC_IsMemPowered (RDC_Type * *base*) [inline], [static]

Parameters

<i>base</i>	RDC base pointer.
-------------	-------------------

Returns

Memory region power status.

- true: on and accessible.
- false: off.

12.2.4.3 static bool RDC_IsIntPending (RDC_Type * *base*) [inline], [static]

Parameters

<i>base</i>	RDC base pointer.
-------------	-------------------

Returns

RDC interrupt status

- true: Interrupt pending.
- false: No interrupt pending.

12.2.4.4 static void RDC_ClearStatusFlag (RDC_Type * *base*) [inline], [static]

Parameters

RDC driver

<i>base</i>	RDC base pointer.
-------------	-------------------

12.2.4.5 `static void RDC_SetIntCmd (RDC_Type * base, bool enable) [inline], [static]`

Parameters

<i>base</i>	RDC base pointer
<i>enable</i>	RDC interrupt control. <ul style="list-style-type: none">• true: enable interrupt.• false: disable interrupt.

12.2.4.6 `static void RDC_SetDomainID (RDC_Type * base, uint32_t mda, uint32_t domainId, bool lock) [inline], [static]`

Parameters

<i>base</i>	RDC base pointer
<i>mda</i>	RDC master assignment (see <i>rdc_mda</i> in <i>rdc_defs</i> <device>.h)
<i>domainId</i>	RDC domain ID (0-3)
<i>lock</i>	Whether to lock this setting? Once locked, no one can change the domain assignment until reset

12.2.4.7 `static uint32_t RDC_GetDomainID (RDC_Type * base, uint32_t mda) [inline], [static]`

Parameters

<i>base</i>	RDC base pointer
<i>mda</i>	RDC master assignment (see <i>rdc_mda</i> in <i>rdc_defs</i> <device>.h)

Returns

RDC domain ID (0-3)

12.2.4.8 `static void RDC_SetPdapAccess (RDC_Type * base, uint32_t pdap, uint8_t perm, bool sreq, bool lock) [inline], [static]`

RDC driver

Parameters

<i>base</i>	RDC base pointer
<i>pdap</i>	RDC peripheral assignment (see <i>rdc_pdap</i> in <i>rdc_defs</i> <device>.h)
<i>perm</i>	RDC access permission from RDC domain to peripheral (byte: D3R D3W D2R D2W D1R D1W D0R D0W)
<i>sreq</i>	Force acquiring SEMA42 to access this peripheral or not
<i>lock</i>	Whether to lock this setting or not. Once locked, no one can change the RDC setting until reset

12.2.4.9 `static uint8_t RDC_GetPdapAccess (RDC_Type * base, uint32_t pdap)`
`[inline], [static]`

Parameters

<i>base</i>	RDC base pointer
<i>pdap</i>	RDC peripheral assignment (see <i>rdc_pdap</i> in <i>rdc_defs</i> <device>.h)

Returns

RDC access permission from RDC domain to peripheral (byte: D3R D3W D2R D2W D1R D1W D0R D0W)

12.2.4.10 `static bool RDC_IsPdapSemaphoreRequired (RDC_Type * base, uint32_t pdap)`
`[inline], [static]`

Parameters

<i>base</i>	RDC base pointer
<i>pdap</i>	RDC peripheral assignment (see <i>rdc_pdap</i> in <i>rdc_defs</i> <device>.h)

Returns

RDC semaphore required or not.

- true: RDC semaphore is required.
- false: RDC semaphore is not required.

12.2.4.11 `void RDC_SetMrAccess (RDC_Type * base, uint32_t mr, uint32_t startAddr,
uint32_t endAddr, uint8_t perm, bool enable, bool lock)`

Parameters

<i>base</i>	RDC base pointer
<i>mr</i>	RDC memory region assignment (see <i>rdc_mr</i> in <i>rdc_defs<device>.h</i>)
<i>startAddr</i>	memory region start address (inclusive)
<i>endAddr</i>	memory region end address (exclusive)
<i>perm</i>	RDC access permission from RDC domain to peripheral (byte: D3R D3W D2R D2W D1R D1W D0R D0W)
<i>enable</i>	Enable this memory region for RDC control or not
<i>lock</i>	Whether to lock this setting or not. Once locked, no one can change the RDC setting until reset

12.2.4.12 `uint8_t RDC_GetMrAccess (RDC_Type * base, uint32_t mr, uint32_t * startAddr, uint32_t * endAddr)`

Parameters

<i>base</i>	RDC base pointer
<i>mr</i>	RDC memory region assignment (see <i>rdc_mr</i> in <i>rdc_defs<device>.h</i>)
<i>startAddr</i>	pointer to get memory region start address (inclusive), NULL is allowed.
<i>endAddr</i>	pointer to get memory region end address (exclusive), NULL is allowed.

Returns

RDC access permission from RDC domain to peripheral (byte: D3R D3W D2R D2W D1R D1W D0R D0W)

12.2.4.13 `static bool RDC_IsMrEnabled (RDC_Type * base, uint32_t mr) [inline], [static]`

Parameters

<i>base</i>	RDC base pointer
-------------	------------------

RDC driver

<i>mr</i>	RDC memory region assignment (see <i>rdc_mr</i> in <i>rdc_defs<device>.h</i>)
-----------	--

Returns

Memory region enabled or not.

- true: Memory region is enabled.
- false: Memory region is not enabled.

12.2.4.14 **bool RDC_GetViolationStatus (RDC_Type * *base*, uint32_t *mr*, uint32_t * *violationAddr*, uint32_t * *violationDomain*)**

Parameters

<i>base</i>	RDC base pointer
<i>mr</i>	RDC memory region assignment (see <i>rdc_mr</i> in <i>rdc_defs<device>.h</i>)
<i>violationAddr</i>	Pointer to store violation address, NULL allowed
<i>violation-Domain</i>	Pointer to store domain ID causing violation, NULL allowed

Returns

Memory violation occurred or not.

- true: violation happened.
- false: No violation happened.

12.2.4.15 **static void RDC_ClearViolationStatus (RDC_Type * *base*, uint32_t *mr*)** **[inline], [static]**

Parameters

<i>base</i>	RDC base pointer
<i>mr</i>	RDC memory region assignment (see <i>rdc_mr</i> in <i>rdc_defs<device>.h</i>)

12.3 RDC definitions on i.MX 7Dual

12.3.1 Overview

The chapter describes the RDC MDA, PDAP and Memory Region definitions (platform/drivers/inc/rdc_defs_imx7d.h).

Enumerations

- enum `_rdc_mda` {
 - `rdcMdaA7` = 0U,
 - `rdcMdaM4` = 1U,
 - `rdcMdaPcie` = 2U,
 - `rdcMdaCsi` = 3U,
 - `rdcMdaEpdc` = 4U,
 - `rdcMdaLcdif` = 5U,
 - `rdcMdaDisplayPort` = 6U,
 - `rdcMdaPxp` = 7U,
 - `rdcMdaCoresight` = 8U,
 - `rdcMdaDap` = 9U,
 - `rdcMdaCaam` = 10U,
 - `rdcMdaSdmaPeriph` = 11U,
 - `rdcMdaSdmaBurst` = 12U,
 - `rdcMdaApbhdma` = 13U,
 - `rdcMdaRawnand` = 14U,
 - `rdcMdaUsdhc1` = 15U,
 - `rdcMdaUsdhc2` = 16U,
 - `rdcMdaUsdhc3` = 17U,
 - `rdcMdaNc1` = 18U,
 - `rdcMdaUsb` = 19U,
 - `rdcMdaNc2` = 20U,
 - `rdcMdaTest` = 21U,
 - `rdcMdaEnet1Tx` = 22U,
 - `rdcMdaEnet1Rx` = 23U,
 - `rdcMdaEnet2Tx` = 24U,
 - `rdcMdaEnet2Rx` = 25U,
 - `rdcMdaSdmaPort` = 26U }

RDC master assignment.
- enum `_rdc_pdap` {

RDC definitions on i.MX 7Dual

rdcPdapGpio1 = 0U,
rdcPdapGpio2 = 1U,
rdcPdapGpio3 = 2U,
rdcPdapGpio4 = 3U,
rdcPdapGpio5 = 4U,
rdcPdapGpio6 = 5U,
rdcPdapGpio7 = 6U,
rdcPdapIomuxcLpsrGpr = 7U,
rdcPdapWdog1 = 8U,
rdcPdapWdog2 = 9U,
rdcPdapWdog3 = 10U,
rdcPdapWdog4 = 11U,
rdcPdapIomuxcLpsr = 12U,
rdcPdapGpt1 = 13U,
rdcPdapGpt2 = 14U,
rdcPdapGpt3 = 15U,
rdcPdapGpt4 = 16U,
rdcPdapRomcp = 17U,
rdcPdapKpp = 18U,
rdcPdapIomuxc = 19U,
rdcPdapIomuxcGpr = 20U,
rdcPdapOcotpCtrl = 21U,
rdcPdapAnatopDig = 22U,
rdcPdapSnvs = 23U,
rdcPdapCcm = 24U,
rdcPdapSrc = 25U,
rdcPdapGpc = 26U,
rdcPdapSemaphore1 = 27U,
rdcPdapSemaphore2 = 28U,
rdcPdapRdc = 29U,
rdcPdapCsu = 30U,
rdcPdapReserved1 = 31U,
rdcPdapReserved2 = 32U,
rdcPdapAdc1 = 33U,
rdcPdapAdc2 = 34U,
rdcPdapEcspi4 = 35U,
rdcPdapFlexTimer1 = 36U,
rdcPdapFlexTimer2 = 37U,
rdcPdapPwm1 = 38U,
rdcPdapPwm2 = 39U,
rdcPdapPwm3 = 40U,
rdcPdapPwm4 = 41U,
rdcPdapSystemCounterRead = 42U,
rdcPdapSystemCounterCompare = 43U,
rdcPdapSystemCounterControl = 44U,
rdcPdapPcie = 45U,
rdcPdapReserved3 = 46U,
rdcPdapEpdcc = 47U,
rdcPdapPxp = 48U,

- ```

rdcPdapReserved22 = 117U }
 RDC peripheral assignment.
• enum _rdc_mr {
rdcMrMmdc = 0U,
rdcMrMmdcLast = 7U,
rdcMrQspi = 8U,
rdcMrQspiLast = 15U,
rdcMrWeim = 16U,
rdcMrWeimLast = 23U,
rdcMrPcie = 24U,
rdcMrPcieLast = 31U,
rdcMrOcram = 32U,
rdcMrOcramLast = 36U,
rdcMrOcramS = 37U,
rdcMrOcramSLast = 41U,
rdcMrOcramEpdc = 42U,
rdcMrOcramEpdcLast = 46U,
rdcMrOcramPxp = 47U,
rdcMrOcramPxpLast = 51U }
 RDC memory region.

```

## 12.3.2 Enumeration Type Documentation

### 12.3.2.1 enum \_rdc\_mda

Enumerator

***rdcMdaA7*** ARM Cortex-A7 RDC Master.  
***rdcMdaM4*** ARM Cortex-M4 RDC Master.  
***rdcMdaPcie*** PCIe RDC Master.  
***rdcMdaCsi*** CSI RDC Master.  
***rdcMdaEpdc*** EPDC RDC Master.  
***rdcMdaLcdif*** LCDIF RDC Master.  
***rdcMdaDisplayPort*** DISPLAY PORT RDC Master.  
***rdcMdaPxp*** PXP RDC Master.  
***rdcMdaCoresight*** CORESIGHT RDC Master.  
***rdcMdaDap*** DAP RDC Master.  
***rdcMdaCaam*** CAAM RDC Master.  
***rdcMdaSdmaPeriph*** SDMA PERIPHERAL RDC Master.  
***rdcMdaSdmaBurst*** SDMA BURST RDC Master.  
***rdcMdaApbhdma*** APBH DMA RDC Master.  
***rdcMdaRawnand*** RAW NAND RDC Master.  
***rdcMdaUsdhc1*** USDHC1 RDC Master.  
***rdcMdaUsdhc2*** USDHC2 RDC Master.  
***rdcMdaUsdhc3*** USDHC3 RDC Master.

## RDC definitions on i.MX 7Dual

*rdcMdaNc1* NC1 RDC Master.  
*rdcMdaUsb* USB RDC Master.  
*rdcMdaNc2* NC2 RDC Master.  
*rdcMdaTest* TEST RDC Master.  
*rdcMdaEnet1Tx* Ethernet1 Tx RDC Master.  
*rdcMdaEnet1Rx* Ethernet1 Rx RDC Master.  
*rdcMdaEnet2Tx* Ethernet2 Tx RDC Master.  
*rdcMdaEnet2Rx* Ethernet2 Rx RDC Master.  
*rdcMdaSdmaPort* SDMA PORT RDC Master.

### 12.3.2.2 enum\_rdc\_pdap

Enumerator

*rdcPdapGpio1* GPIO1 RDC Peripheral.  
*rdcPdapGpio2* GPIO2 RDC Peripheral.  
*rdcPdapGpio3* GPIO3 RDC Peripheral.  
*rdcPdapGpio4* GPIO4 RDC Peripheral.  
*rdcPdapGpio5* GPIO5 RDC Peripheral.  
*rdcPdapGpio6* GPIO6 RDC Peripheral.  
*rdcPdapGpio7* GPIO7 RDC Peripheral.  
*rdcPdapIomuxcLpsrGpr* IOMUXC LPSR GPR RDC Peripheral.  
*rdcPdapWdog1* WDOG1 RDC Peripheral.  
*rdcPdapWdog2* WDOG2 RDC Peripheral.  
*rdcPdapWdog3* WDOG3 RDC Peripheral.  
*rdcPdapWdog4* WDOG4 RDC Peripheral.  
*rdcPdapIomuxcLpsr* IOMUXC LPSR RDC Peripheral.  
*rdcPdapGpt1* GPT1 RDC Peripheral.  
*rdcPdapGpt2* GPT2 RDC Peripheral.  
*rdcPdapGpt3* GPT3 RDC Peripheral.  
*rdcPdapGpt4* GPT4 RDC Peripheral.  
*rdcPdapRomcp* ROMCP RDC Peripheral.  
*rdcPdapKpp* KPP RDC Peripheral.  
*rdcPdapIomuxc* IOMUXC RDC Peripheral.  
*rdcPdapIomuxcGpr* IOMUXC GPR RDC Peripheral.  
*rdcPdapOcotpCtrl* OCOTP CTRL RDC Peripheral.  
*rdcPdapAnatopDig* ANATOPDIG RDC Peripheral.  
*rdcPdapSnvs* SNVS RDC Peripheral.  
*rdcPdapCcm* CCM RDC Peripheral.  
*rdcPdapSrc* SRC RDC Peripheral.  
*rdcPdapGpc* GPC RDC Peripheral.  
*rdcPdapSemaphore1* SEMAPHORE1 RDC Peripheral.  
*rdcPdapSemaphore2* SEMAPHORE2 RDC Peripheral.  
*rdcPdapRdc* RDC RDC Peripheral.

*rdcPdapCsu* CSU RDC Peripheral.  
*rdcPdapReserved1* Reserved1 RDC Peripheral.  
*rdcPdapReserved2* Reserved2 RDC Peripheral.  
*rdcPdapAdc1* ADC1 RDC Peripheral.  
*rdcPdapAdc2* ADC2 RDC Peripheral.  
*rdcPdapEcspi4* ECSPI4 RDC Peripheral.  
*rdcPdapFlexTimer1* FTM1 RDC Peripheral.  
*rdcPdapFlexTimer2* FTM2 RDC Peripheral.  
*rdcPdapPwm1* PWM1 RDC Peripheral.  
*rdcPdapPwm2* PWM2 RDC Peripheral.  
*rdcPdapPwm3* PWM3 RDC Peripheral.  
*rdcPdapPwm4* PWM4 RDC Peripheral.  
*rdcPdapSystemCounterRead* System Counter Read RDC Peripheral.  
*rdcPdapSystemCounterCompare* System Counter Compare RDC Peripheral.  
*rdcPdapSystemCounterControl* System Counter Control RDC Peripheral.  
*rdcPdapPcie* PCIE RDC Peripheral.  
*rdcPdapReserved3* Reserved3 RDC Peripheral.  
*rdcPdapEpdc* EPDC RDC Peripheral.  
*rdcPdapPxp* PXP RDC Peripheral.  
*rdcPdapCsi* CSI RDC Peripheral.  
*rdcPdapReserved4* Reserved4 RDC Peripheral.  
*rdcPdapLcdif* LCDIF RDC Peripheral.  
*rdcPdapReserved5* Reserved5 RDC Peripheral.  
*rdcPdapMipiCsi* MIPI CSI RDC Peripheral.  
*rdcPdapMipiDsi* MIPI DSI RDC Peripheral.  
*rdcPdapReserved6* Reserved6 RDC Peripheral.  
*rdcPdapTzasc* TZASC RDC Peripheral.  
*rdcPdapDdrPhy* DDR PHY RDC Peripheral.  
*rdcPdapDdrC* DDRC RDC Peripheral.  
*rdcPdapReserved7* Reserved7 RDC Peripheral.  
*rdcPdapPerfMon1* PerfMon1 RDC Peripheral.  
*rdcPdapPerfMon2* PerfMon2 RDC Peripheral.  
*rdcPdapAxi* AXI RDC Peripheral.  
*rdcPdapQosc* QOSC RDC Peripheral.  
*rdcPdapFlexCan1* FLEXCAN1 RDC Peripheral.  
*rdcPdapFlexCan2* FLEXCAN2 RDC Peripheral.  
*rdcPdapI2c1* I2C1 RDC Peripheral.  
*rdcPdapI2c2* I2C2 RDC Peripheral.  
*rdcPdapI2c3* I2C3 RDC Peripheral.  
*rdcPdapI2c4* I2C4 RDC Peripheral.  
*rdcPdapUart4* UART4 RDC Peripheral.  
*rdcPdapUart5* UART5 RDC Peripheral.  
*rdcPdapUart6* UART6 RDC Peripheral.  
*rdcPdapUart7* UART7 RDC Peripheral.  
*rdcPdapMUA* MUA RDC Peripheral.

## RDC definitions on i.MX 7Dual

***rdcPdapMuB*** MUB RDC Peripheral.  
***rdcPdapSemaphoreHs*** SEMAPHORE HS RDC Peripheral.  
***rdcPdapUsbPl301*** USB PL301 RDC Peripheral.  
***rdcPdapReserved8*** Reserved8 RDC Peripheral.  
***rdcPdapReserved9*** Reserved9 RDC Peripheral.  
***rdcPdapReserved10*** Reserved10 RDC Peripheral.  
***rdcPdapUSB1Otg1*** USB2 OTG1 RDC Peripheral.  
***rdcPdapUSB2Otg2*** USB2 OTG2 RDC Peripheral.  
***rdcPdapUSB3Host*** USB3 HOST RDC Peripheral.  
***rdcPdapUsdhc1*** USDHC1 RDC Peripheral.  
***rdcPdapUsdhc2*** USDHC2 RDC Peripheral.  
***rdcPdapUsdhc3*** USDHC3 RDC Peripheral.  
***rdcPdapReserved11*** Reserved11 RDC Peripheral.  
***rdcPdapReserved12*** Reserved12 RDC Peripheral.  
***rdcPdapSim1*** SIM1 RDC Peripheral.  
***rdcPdapSim2*** SIM2 RDC Peripheral.  
***rdcPdapQspi*** QSPI RDC Peripheral.  
***rdcPdapWeim*** WEIM RDC Peripheral.  
***rdcPdapSdma*** SDMA RDC Peripheral.  
***rdcPdapEnet1*** Eneternet1 RDC Peripheral.  
***rdcPdapEnet2*** Eneternet2 RDC Peripheral.  
***rdcPdapReserved13*** Reserved13 RDC Peripheral.  
***rdcPdapReserved14*** Reserved14 RDC Peripheral.  
***rdcPdapEcspi1*** ECSPI1 RDC Peripheral.  
***rdcPdapEcspi2*** ECSPI2 RDC Peripheral.  
***rdcPdapEcspi3*** ECSPI3 RDC Peripheral.  
***rdcPdapReserved15*** Reserved15 RDC Peripheral.  
***rdcPdapUart1*** UART1 RDC Peripheral.  
***rdcPdapReserved16*** Reserved16 RDC Peripheral.  
***rdcPdapUart3*** UART3 RDC Peripheral.  
***rdcPdapUart2*** UART2 RDC Peripheral.  
***rdcPdapSai1*** SAI1 RDC Peripheral.  
***rdcPdapSai2*** SAI2 RDC Peripheral.  
***rdcPdapSai3*** SAI3 RDC Peripheral.  
***rdcPdapReserved17*** Reserved17 RDC Peripheral.  
***rdcPdapReserved18*** Reserved18 RDC Peripheral.  
***rdcPdapSpba*** SPBA RDC Peripheral.  
***rdcPdapDap*** DAP RDC Peripheral.  
***rdcPdapReserved19*** Reserved19 RDC Peripheral.  
***rdcPdapReserved20*** Reserved20 RDC Peripheral.  
***rdcPdapReserved21*** Reserved21 RDC Peripheral.  
***rdcPdapCaam*** CAAM RDC Peripheral.  
***rdcPdapReserved22*** Reserved22 RDC Peripheral.

### 12.3.2.3 enum\_rdc\_mr

Enumerator

*rdcMrMmdc* alignment 4096  
*rdcMrMmdcLast* alignment 4096  
*rdcMrQspi* alignment 4096  
*rdcMrQspiLast* alignment 4096  
*rdcMrWeim* alignment 4096  
*rdcMrWeimLast* alignment 4096  
*rdcMrPcie* alignment 4096  
*rdcMrPcieLast* alignment 4096  
*rdcMrOcram* alignment 128  
*rdcMrOcramLast* alignment 128  
*rdcMrOcramS* alignment 128  
*rdcMrOcramSLast* alignment 128  
*rdcMrOcramEpdc* alignment 128  
*rdcMrOcramEpdcLast* alignment 128  
*rdcMrOcramPxp* alignment 128  
*rdcMrOcramPxpLast* alignment 128

## RDC Semaphore driver

### 12.4 RDC Semaphore driver

#### 12.4.1 Overview

The chapter describes the programming interface of the RDC Semaphore driver (platform/drivers/inc/rdc\_semaphore.h). The RDC SEMAPHORE provides hardware semaphores for peripheral exclusively access. The RDC SEMAPHORE driver provides a set of APIs to provide these services:

- RDC SEMAPHORE lock/unlock control
- RDC SEMAPHORE reset control

#### 12.4.2 RDC SEMAPHORE lock/unlock control

Peripheral can be configured in RDC to access with hardware semaphore. In this mode, accessing it without acquiring the semaphore first causes violation, even if the peripheral is accessible with this master.

[RDC\\_SEMAPHORE\\_TryLock\(\)](#), [RDC\\_SEMAPHORE\\_Lock\(\)](#), [RDC\\_SEMAPHORE\\_Unlock\(\)](#) are the operations for the hardware semaphore.

If the hardware semaphore is locked, the user can use [RDC\\_SEMAPHORE\\_GetLockDomainID\(\)](#) to get the domain ID who locks the semaphore and [RDC\\_SEMAPHORE\\_GetLockMaster\(\)](#) to get the master index on the bus who locks the semaphore.

#### 12.4.3 RDC SEMAPHORE reset control

In some use cases, the user might need to recover from error status and the hardware semaphore need to be reset to free status. Hereby [RDC\\_SEMAPHORE\\_Reset\(\)](#) is introduced to reset single peripheral semaphore and [RDC\\_SEMAPHORE\\_ResetAll\(\)](#) to reset all peripheral semaphores.

### Enumerations

- enum [rdc\\_semaphore\\_status\\_t](#) {  
    [statusRdcSemaphoreSuccess](#) = 0U,  
    [statusRdcSemaphoreBusy](#) = 1U }  
    *RDC Semaphore status return codes.*

### RDC\_SEMAPHORE State Control

- [rdc\\_semaphore\\_status\\_t RDC\\_SEMAPHORE\\_TryLock](#) (uint32\_t pdap)  
    *Lock RDC semaphore for shared peripheral access.*
- void [RDC\\_SEMAPHORE\\_Lock](#) (uint32\_t pdap)  
    *Lock RDC semaphore for shared peripheral access, polling until success.*
- void [RDC\\_SEMAPHORE\\_Unlock](#) (uint32\_t pdap)  
    *Unlock RDC semaphore.*



- uint32\_t [RDC\\_SEMAPHORE\\_GetLockDomainID](#) (uint32\_t pdap)  
*Get domain ID which locks the semaphore.*
- uint32\_t [RDC\\_SEMAPHORE\\_GetLockMaster](#) (uint32\_t pdap)  
*Get master index which locks the semaphore.*

## RDC\_SEMAPHORE Reset Control

- void [RDC\\_SEMAPHORE\\_Reset](#) (uint32\_t pdap)  
*Reset RDC semaphore to unlocked status.*
- void [RDC\\_SEMAPHORE\\_ResetAll](#) (RDC\_SEMAPHORE\_Type \*base)  
*Reset all RDC semaphore to unlocked status for certain RDC\_SEMAPHORE instance.*

## 12.4.4 Enumeration Type Documentation

### 12.4.4.1 enum rdc\_semaphore\_status\_t

Enumerator

*statusRdcSemaphoreSuccess* Success.

*statusRdcSemaphoreBusy* RDC semaphore has been locked by other processor.

## 12.4.5 Function Documentation

### 12.4.5.1 rdc\_semaphore\_status\_t RDC\_SEMAPHORE\_TryLock ( uint32\_t pdap )

Parameters

|             |                                                                                     |
|-------------|-------------------------------------------------------------------------------------|
| <i>pdap</i> | RDC peripheral assignment (see <i>rdc_pdap</i> in <i>rdc_defs&lt;device&gt;.h</i> ) |
|-------------|-------------------------------------------------------------------------------------|

Return values

|                                   |                                               |
|-----------------------------------|-----------------------------------------------|
| <i>statusRdcSemaphore-Success</i> | Lock the semaphore successfully.              |
| <i>statusRdcSemaphoreBusy</i>     | Semaphore has been locked by other processor. |

### 12.4.5.2 void RDC\_SEMAPHORE\_Lock ( uint32\_t pdap )

## RDC Semaphore driver

Parameters

|             |                                                                                     |
|-------------|-------------------------------------------------------------------------------------|
| <i>pdap</i> | RDC peripheral assignment (see <i>rdc_pdap</i> in <i>rdc_defs&lt;device&gt;.h</i> ) |
|-------------|-------------------------------------------------------------------------------------|

### 12.4.5.3 void RDC\_SEMAPHORE\_Unlock ( uint32\_t *pdap* )

Parameters

|             |                                                                                     |
|-------------|-------------------------------------------------------------------------------------|
| <i>pdap</i> | RDC peripheral assignment (see <i>rdc_pdap</i> in <i>rdc_defs&lt;device&gt;.h</i> ) |
|-------------|-------------------------------------------------------------------------------------|

### 12.4.5.4 uint32\_t RDC\_SEMAPHORE\_GetLockDomainID ( uint32\_t *pdap* )

Parameters

|             |                                                                                     |
|-------------|-------------------------------------------------------------------------------------|
| <i>pdap</i> | RDC peripheral assignment (see <i>rdc_pdap</i> in <i>rdc_defs&lt;device&gt;.h</i> ) |
|-------------|-------------------------------------------------------------------------------------|

Returns

domain ID which locks the RDC semaphore

### 12.4.5.5 uint32\_t RDC\_SEMAPHORE\_GetLockMaster ( uint32\_t *pdap* )

Parameters

|             |                                                                                     |
|-------------|-------------------------------------------------------------------------------------|
| <i>pdap</i> | RDC peripheral assignment (see <i>rdc_pdap</i> in <i>rdc_defs&lt;device&gt;.h</i> ) |
|-------------|-------------------------------------------------------------------------------------|

Returns

master index which locks the RDC semaphore, or RDC\_SEMAPHORE\_MASTER\_NONE to indicate it is not locked.

### 12.4.5.6 void RDC\_SEMAPHORE\_Reset ( uint32\_t *pdap* )

Parameters

---

|             |                                                                                     |
|-------------|-------------------------------------------------------------------------------------|
| <i>pdap</i> | RDC peripheral assignment (see <i>rdc_pdap</i> in <i>rdc_defs&lt;device&gt;.h</i> ) |
|-------------|-------------------------------------------------------------------------------------|

#### 12.4.5.7 void RDC\_SEMAPHORE\_ResetAll ( RDC\_SEMAPHORE\_Type \* *base* )

Parameters

|             |                             |
|-------------|-----------------------------|
| <i>base</i> | RDC semaphore base pointer. |
|-------------|-----------------------------|





## Chapter 13

# Hardware Semaphores (SEMA4)

### 13.1 Overview

The FreeRTOS BSP provides a driver for the hardware semaphore (SEMA4) block of i.MX devices.

#### Modules

- [SEMA4 driver](#)

### 13.2 SEMA4 driver

#### 13.2.1 Overview

This chapter describes the programming interface of the SEMA4 driver (platform/drivers/inc/sema4.h).

SEMA4 driver provides three kinds of APIs:

- APIs to lock/unlock SEMA4 gate.
- APIs to reset SEMA4.
- APIs to control SEMA4 interrupt.

#### 13.2.2 SEMA4 lock and unlock

To lock some SEMA4 gate, there are two functions to use. [SEMA4\\_TryLock\(\)](#) is a non-block function, and it only tries to lock the gate. If not locked, this function returns error. [SEMA4\\_Lock\(\)](#) is a blocking function, and it spins to lock the gate until it is locked.

[SEMA4\\_Unlock\(\)](#) can be used to unlock the gate. To get the SEMA4 gate lock status, use the function [SEMA4\\_GetLockProcessor\(\)](#), which returns the processor number that locks the gate, or SEMA4\_PROCESSOR\_NONE if the SEMA4 is free to use.

#### 13.2.3 SEMA4 reset

SEMA4 driver provides the functions to reset specific gate or all gates. The functions are [SEMA4\\_ResetGate\(\)](#) and [SEMA4\\_ResetAllGates\(\)](#). To check the reset status or which bus master resets the SEMA4, use the functions [SEMA4\\_GetGateResetState\(\)](#) and [SEMA4\\_GetGateResetBus\(\)](#).

SEMA driver can also reset specific gates or all gates' notifications. The functions are [SEMA4\\_ResetNotification\(\)](#) and [SEMA4\\_ResetAllNotifications\(\)](#). To check the reset status or which bus master resets the SEMA4 notification, use the functions [SEMA4\\_GetNotificationResetState\(\)](#) and [SEMA4\\_GetNotificationResetBus\(\)](#).

#### 13.2.4 SEMA4 interrupt control

SEMA4 driver can also provide interrupt control to help the user to implement event driven hardware semaphore and free CPU from spinning, because when the semaphore is locked by the other processor, the user can get unlock interrupt if the gate's interrupt is enabled. [SEMA4\\_SetIntCmd\(\)](#) is used to enable or disable specific gate's interrupt.

[SEMA4\\_GetStatusFlag\(\)](#) and [SEMA4\\_GetIntEnabled\(\)](#) can be used to get current interrupt status and check whether the specific gate's interrupt is enabled.

## Enumerations

- enum `_sema4_status_flag` {
  - `sema4StatusFlagGate0` = 1U << 7,
  - `sema4StatusFlagGate1` = 1U << 6,
  - `sema4StatusFlagGate2` = 1U << 5,
  - `sema4StatusFlagGate3` = 1U << 4,
  - `sema4StatusFlagGate4` = 1U << 3,
  - `sema4StatusFlagGate5` = 1U << 2,
  - `sema4StatusFlagGate6` = 1U << 1,
  - `sema4StatusFlagGate7` = 1U << 0,
  - `sema4StatusFlagGate8` = 1U << 15,
  - `sema4StatusFlagGate9` = 1U << 14,
  - `sema4StatusFlagGate10` = 1U << 13,
  - `sema4StatusFlagGate11` = 1U << 12,
  - `sema4StatusFlagGate12` = 1U << 11,
  - `sema4StatusFlagGate13` = 1U << 10,
  - `sema4StatusFlagGate14` = 1U << 9,
  - `sema4StatusFlagGate15` = 1U << 8 }

*Status flag.*
- enum `_sema4_reset_state` {
  - `sema4ResetIdle` = 0U,
  - `sema4ResetMid` = 1U,
  - `sema4ResetFinished` = 2U }

*SEMA4 reset finite state machine.*
- enum `sema4_status_t` {
  - `statusSema4Success` = 0U,
  - `statusSema4Busy` = 1U }

*SEMA4 status return codes.*

## SEMA4 State Control

- `sema4_status_t` `SEMA4_TryLock` (SEMA4\_Type \*base, uint32\_t gateIndex)
 

*Lock SEMA4 gate for exclusive access between multicore.*
- void `SEMA4_Lock` (SEMA4\_Type \*base, uint32\_t gateIndex)
 

*Lock SEMA4 gate for exclusive access between multicore, polling until success.*
- void `SEMA4_Unlock` (SEMA4\_Type \*base, uint32\_t gateIndex)
 

*Unlock SEMA4 gate.*
- uint32\_t `SEMA4_GetLockProcessor` (SEMA4\_Type \*base, uint32\_t gateIndex)
 

*Get processor number which locks the SEMA4 gate.*

## SEMA4 Reset Control

- void `SEMA4_ResetGate` (SEMA4\_Type \*base, uint32\_t gateIndex)
 

*Reset SEMA4 gate to unlocked status.*

## SEMA4 driver

- void [SEMA4\\_ResetAllGates](#) (SEMA4\_Type \*base)  
*Reset all SEMA4 gates to unlocked status.*
- static uint8\_t [SEMA4\\_GetGateResetBus](#) (SEMA4\_Type \*base)  
*Get bus master number which performing the gate reset function.*
- static uint8\_t [SEMA4\\_GetGateResetState](#) (SEMA4\_Type \*base)  
*Get sema4 gate reset state.*
- void [SEMA4\\_ResetNotification](#) (SEMA4\_Type \*base, uint32\_t gateIndex)  
*Reset SEMA4 IRQ notification.*
- void [SEMA4\\_ResetAllNotifications](#) (SEMA4\_Type \*base)  
*Reset all IRQ notifications.*
- static uint8\_t [SEMA4\\_GetNotificationResetBus](#) (SEMA4\_Type \*base)  
*Get bus master number which performing the notification reset function.*
- static uint8\_t [SEMA4\\_GetNotificationResetState](#) (SEMA4\_Type \*base)  
*Get sema4 notification reset state.*

## SEMA4 Interrupt and Status Control

- static uint16\_t [SEMA4\\_GetStatusFlag](#) (SEMA4\_Type \*base, uint16\_t flags)  
*Get SEMA4 notification status.*
- void [SEMA4\\_SetIntCmd](#) (SEMA4\_Type \*base, uint16\_t intMask, bool enable)  
*Enable or disable SEMA4 IRQ notification.*
- static uint16\_t [SEMA4\\_GetIntEnabled](#) (SEMA4\_Type \*base, uint16\_t flags)  
*check whether SEMA4 IRQ notification enabled.*

## 13.2.5 Enumeration Type Documentation

### 13.2.5.1 enum \_sema4\_status\_flag

Enumerator

|                                     |                     |
|-------------------------------------|---------------------|
| <b><i>sema4StatusFlagGate0</i></b>  | Sema4 Gate 0 flag.  |
| <b><i>sema4StatusFlagGate1</i></b>  | Sema4 Gate 1 flag.  |
| <b><i>sema4StatusFlagGate2</i></b>  | Sema4 Gate 2 flag.  |
| <b><i>sema4StatusFlagGate3</i></b>  | Sema4 Gate 3 flag.  |
| <b><i>sema4StatusFlagGate4</i></b>  | Sema4 Gate 4 flag.  |
| <b><i>sema4StatusFlagGate5</i></b>  | Sema4 Gate 5 flag.  |
| <b><i>sema4StatusFlagGate6</i></b>  | Sema4 Gate 6 flag.  |
| <b><i>sema4StatusFlagGate7</i></b>  | Sema4 Gate 7 flag.  |
| <b><i>sema4StatusFlagGate8</i></b>  | Sema4 Gate 8 flag.  |
| <b><i>sema4StatusFlagGate9</i></b>  | Sema4 Gate 9 flag.  |
| <b><i>sema4StatusFlagGate10</i></b> | Sema4 Gate 10 flag. |
| <b><i>sema4StatusFlagGate11</i></b> | Sema4 Gate 11 flag. |
| <b><i>sema4StatusFlagGate12</i></b> | Sema4 Gate 12 flag. |
| <b><i>sema4StatusFlagGate13</i></b> | Sema4 Gate 13 flag. |
| <b><i>sema4StatusFlagGate14</i></b> | Sema4 Gate 14 flag. |
| <b><i>sema4StatusFlagGate15</i></b> | Sema4 Gate 15 flag. |



### 13.2.5.2 enum \_sema4\_reset\_state

Enumerator

- sema4ResetIdle* Idle, waiting for the first data pattern write.
- sema4ResetMid* Waiting for the second data pattern write.
- sema4ResetFinished* Reset completed. Software can't get this state.

### 13.2.5.3 enum sema4\_status\_t

Enumerator

- statusSema4Success* Success.
- statusSema4Busy* SEMA4 gate has been locked by other processor.

## 13.2.6 Function Documentation

### 13.2.6.1 sema4\_status\_t SEMA4\_TryLock ( SEMA4\_Type \* base, uint32\_t gateIndex )

Parameters

|                  |                     |
|------------------|---------------------|
| <i>base</i>      | SEMA4 base pointer. |
| <i>gateIndex</i> | SEMA4 gate index.   |

Return values

|                           |                                                |
|---------------------------|------------------------------------------------|
| <i>statusSema4Success</i> | Lock the gate successfully.                    |
| <i>statusSema4Busy</i>    | SEMA4 gate has been locked by other processor. |

### 13.2.6.2 void SEMA4\_Lock ( SEMA4\_Type \* base, uint32\_t gateIndex )

Parameters

|                  |                     |
|------------------|---------------------|
| <i>base</i>      | SEMA4 base pointer. |
| <i>gateIndex</i> | SEMA4 gate index.   |

### 13.2.6.3 void SEMA4\_Unlock ( SEMA4\_Type \* base, uint32\_t gateIndex )

## SEMA4 driver

### Parameters

|                  |                     |
|------------------|---------------------|
| <i>base</i>      | SEMA4 base pointer. |
| <i>gateIndex</i> | SEMA4 gate index.   |

### 13.2.6.4 uint32\_t SEMA4\_GetLockProcessor ( SEMA4\_Type \* *base*, uint32\_t *gateIndex* )

### Parameters

|                  |                     |
|------------------|---------------------|
| <i>base</i>      | SEMA4 base pointer. |
| <i>gateIndex</i> | SEMA4 gate index.   |

### Returns

processor number which locks the SEMA4 gate, or SEMA4\_PROCESSOR\_NONE to indicate the gate is not locked.

### 13.2.6.5 void SEMA4\_ResetGate ( SEMA4\_Type \* *base*, uint32\_t *gateIndex* )

### Parameters

|                  |                     |
|------------------|---------------------|
| <i>base</i>      | SEMA4 base pointer. |
| <i>gateIndex</i> | SEMA4 gate index.   |

### 13.2.6.6 void SEMA4\_ResetAllGates ( SEMA4\_Type \* *base* )

### Parameters

|             |                     |
|-------------|---------------------|
| <i>base</i> | SEMA4 base pointer. |
|-------------|---------------------|

### 13.2.6.7 static uint8\_t SEMA4\_GetGateResetBus ( SEMA4\_Type \* *base* ) [inline], [static]

This function gets the bus master number which performing the gate reset function.

## Parameters

|             |                     |
|-------------|---------------------|
| <i>base</i> | SEMA4 base pointer. |
|-------------|---------------------|

## Returns

Bus master number.

### 13.2.6.8 `static uint8_t SEMA4_GetGateResetState ( SEMA4_Type * base ) [inline], [static]`

This function gets current state of the sema4 reset gate finite state machine.

## Parameters

|             |                     |
|-------------|---------------------|
| <i>base</i> | SEMA4 base pointer. |
|-------------|---------------------|

## Returns

Current state (see [\\_sema4\\_reset\\_state](#)).

### 13.2.6.9 `void SEMA4_ResetNotification ( SEMA4_Type * base, uint32_t gateIndex )`

## Parameters

|                  |                     |
|------------------|---------------------|
| <i>base</i>      | SEMA4 base pointer. |
| <i>gateIndex</i> | SEMA4 gate index.   |

### 13.2.6.10 `void SEMA4_ResetAllNotifications ( SEMA4_Type * base )`

## Parameters

|             |                     |
|-------------|---------------------|
| <i>base</i> | SEMA4 base pointer. |
|-------------|---------------------|

### 13.2.6.11 `static uint8_t SEMA4_GetNotificationResetBus ( SEMA4_Type * base ) [inline], [static]`

This function gets the bus master number which performing the notification reset function.

## SEMA4 driver

### Parameters

|             |                     |
|-------------|---------------------|
| <i>base</i> | SEMA4 base pointer. |
|-------------|---------------------|

### Returns

Bus master number.

### 13.2.6.12 `static uint8_t SEMA4_GetNotificationResetState ( SEMA4_Type * base )` `[inline], [static]`

This function gets current state of the sema4 reset notification finite state machine.

### Parameters

|             |                     |
|-------------|---------------------|
| <i>base</i> | SEMA4 base pointer. |
|-------------|---------------------|

### Returns

Current state (See [\\_sema4\\_reset\\_state](#)).

### 13.2.6.13 `static uint16_t SEMA4_GetStatusFlag ( SEMA4_Type * base, uint16_t flags )` `[inline], [static]`

### Parameters

|              |                                                                   |
|--------------|-------------------------------------------------------------------|
| <i>base</i>  | SEMA4 base pointer.                                               |
| <i>flags</i> | SEMA4 gate status mask (See <a href="#">_sema4_status_flag</a> ). |

### Returns

SEMA4 notification status bits. If bit value is set, the corresponding gate's notification is available.

### 13.2.6.14 `void SEMA4_SetIntCmd ( SEMA4_Type * base, uint16_t intMask, bool enable )`

## Parameters

|                |                                                                                                                                                                                                                  |
|----------------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| <i>base</i>    | SEMA4 base pointer.                                                                                                                                                                                              |
| <i>intMask</i> | SEMA4 gate status mask (see <a href="#">_sema4_status_flag</a> ).                                                                                                                                                |
| <i>enable</i>  | Enable/Disable Sema4 interrupt, only those gates whose intMask is set are affected. <ul style="list-style-type: none"> <li>• true: Enable Sema4 interrupt.</li> <li>• false: Disable Sema4 interrupt.</li> </ul> |

### 13.2.6.15 static uint16\_t SEMA4\_GetIntEnabled ( SEMA4\_Type \* *base*, uint16\_t *flags* ) [inline], [static]

## Parameters

|              |                                                                   |
|--------------|-------------------------------------------------------------------|
| <i>base</i>  | SEMA4 base pointer.                                               |
| <i>flags</i> | SEMA4 gate status mask (see <a href="#">_sema4_status_flag</a> ). |

## Returns

SEMA4 notification interrupt enable status bits. If bit value is set, the corresponding gate's notification is enabled





## Chapter 14

# Universal Asynchronous Receiver/Transmitter (UART)

### 14.1 Overview

The FreeRTOS BSP provides a driver for the Universal Asynchronous Receiver/Transmitter (UART) block of i.MX devices.

### Modules

- [UART driver](#)

## UART driver

### 14.2 UART driver

#### 14.2.1 Overview

The section describes the programming interface of the UART driver (platform/drivers/inc/uart\_imx.h).

#### 14.2.2 UART initialization

To initialize the UART module, define an `uart_init_config_t` type variable and pass it to the `UART_Init()` function. Here is the Members of the structure definition:

1. `clockRate`: Current UART module clock frequency. This variable can be obtained by calling `get_uart_clock_freq()` function.
2. `baudRate`: Desired UART baud rate. If the desired baud rate exceeds UART module's limitation, the most nearest legal value is chosen.
3. `wordLength`: Data bits in one frame.
4. `stopBitNum`: Number of stop bits in one frame.
5. `parity`: Parity error check mode of this module.
6. `direction`: Data transfer direction of this module. This field is used to select the transfer direction. Choose the direction that can be used only to save system's power.

Call `UART_SetTxFifoWatermark()` and `UART_SetRxFifoWatermark()` to set the watermark of TX/RX FIFO. Then, call `UART_Enable()` to enable UART module and transfer data through the UART port.

#### 14.2.3 FlexCAN Data Transactions

UART driver provides these APIs for data transactions:

```
UART_Putchar ()
UART_Getchar ()
```

#### UART data send

To send data through UART port, follow these steps:

1. Call `UART_GetStatusFlag()` to check if UART Tx FIFO has available space.
2. If Tx FIFO is not full, call `UART_Putchar()` to add data to Tx FIFO.
3. Call `UART_GetStatusFlag()` to check if UART Transmit is finished.
4. Repeat the above process to send more data.

#### UART data receive

To receive data through UART bus, follow these steps:

1. Call `UART_GetStatusFlag()` to check if UART Rx FIFO has received data.



2. If Rx FIFO is not empty, call `UART_Getchar()` to read data from Rx FIFO.
3. Repeat the above process to read more data until Rx FIFO empty.

## UART status and interrupt

This driver also provide APIs to handle UART module Status and Interrupt:

1. Call `UART_SetIntCmd()` to enable/disable UART module interrupt.
2. Call `UART_GetStatusFlag()` to get the UART status flags (described in enum `_uart_status_flag`) condition.
3. Call `UART_ClearStatusFlag()` to clear specified status flags.

## Specific UART functions

Besides the functions mentioned above, the UART driver also provides a set of functions for special purpose, like Auto Baud Detection, RS-485 multidrop communication, and IrDA compatible low-speed optical communication. For more information about how to use these driver, see the *i.MX 6SoloX Applications Processor Reference Manual* (IMX6SXR) and the function description below.

## Example

For more information about how to use this driver, see the UART demo/example under `examples/<board-name>/`.

## Data Structures

- struct `uart_init_config_t`  
*Uart module initialization structure. [More...](#)*

## Enumerations

- enum `_uart_word_length` {  
`uartWordLength7Bits` = 0x0,  
`uartWordLength8Bits` = `UART_UCR2_WS_MASK` }  
*UART number of data bits in a character.*
- enum `_uart_stop_bit_num` {  
`uartStopBitNumOne` = 0x0,  
`uartStopBitNumTwo` = `UART_UCR2_STPB_MASK` }  
*UART number of stop bits.*
- enum `_uart_partity_mode` {  
`uartParityDisable` = 0x0,  
`uartParityEven` = `UART_UCR2_PREN_MASK`,  
`uartParityOdd` = `UART_UCR2_PREN_MASK | UART_UCR2_PROE_MASK` }

## UART driver

*UART parity mode.*

- enum `_uart_direction_mode` {  
    `uartDirectionDisable` = 0x0,  
    `uartDirectionTx` = UART\_UCR2\_TXEN\_MASK,  
    `uartDirectionRx` = UART\_UCR2\_RXEN\_MASK,  
    `uartDirectionTxRx` = UART\_UCR2\_TXEN\_MASK | UART\_UCR2\_RXEN\_MASK }

*Data transfer direction.*

- enum `_uart_interrupt` {  
    `uartIntAutoBaud` = 0x0080000F,  
    `uartIntTxReady` = 0x0080000D,  
    `uartIntIdle` = 0x0080000C,  
    `uartIntRxReady` = 0x00800009,  
    `uartIntTxEmpty` = 0x00800006,  
    `uartIntRtsDelta` = 0x00800005,  
    `uartIntEscape` = 0x0084000F,  
    `uartIntRts` = 0x00840004,  
    `uartIntAgingTimer` = 0x00840003,  
    `uartIntDtr` = 0x0088000D,  
    `uartIntParityError` = 0x0088000C,  
    `uartIntFrameError` = 0x0088000B,  
    `uartIntDcd` = 0x00880009,  
    `uartIntRi` = 0x00880008,  
    `uartIntRxDs` = 0x00880006,  
    `uartInttAirWake` = 0x00880005,  
    `uartIntAwake` = 0x00880004,  
    `uartIntDtrDelta` = 0x00880003,  
    `uartIntAutoBaudCnt` = 0x00880000,  
    `uartIntIr` = 0x008C0008,  
    `uartIntWake` = 0x008C0007,  
    `uartIntTxComplete` = 0x008C0003,  
    `uartIntBreakDetect` = 0x008C0002,  
    `uartIntRxOverrun` = 0x008C0001,  
    `uartIntRxDataReady` = 0x008C0000,  
    `uartIntRs485SlaveAddrMatch` = 0x00B80003 }

*This enumeration contains the settings for all of the UART interrupt configurations.*

- enum `_uart_status_flag` {

```

uartStatusRxCharReady = 0x0000000F,
uartStatusRxError = 0x0000000E,
uartStatusRxOverrunError = 0x0000000D,
uartStatusRxFrameError = 0x0000000C,
uartStatusRxBreakDetect = 0x0000000B,
uartStatusRxParityError = 0x0000000A,
uartStatusParityError = 0x0094000F,
uartStatusRtsStatus = 0x0094000E,
uartStatusTxReady = 0x0094000D,
uartStatusRtsDelta = 0x0094000C,
uartStatusEscape = 0x0094000B,
uartStatusFrameError = 0x0094000A,
uartStatusRxReady = 0x00940009,
uartStatusAgingTimer = 0x00940008,
uartStatusDtrDelta = 0x00940007,
uartStatusRxDs = 0x00940006,
uartStatusAirWake = 0x00940005,
uartStatusAwake = 0x00940004,
uartStatusRs485SlaveAddrMatch = 0x00940003,
uartStatusAutoBaud = 0x0098000F,
uartStatusTxEmpty = 0x0098000E,
uartStatusDtr = 0x0098000D,
uartStatusIdle = 0x0098000C,
uartStatusAutoBaudCntStop = 0x0098000B,
uartStatusRiDelta = 0x0098000A,
uartStatusRi = 0x00980009,
uartStatusIr = 0x00980008,
uartStatusWake = 0x00980007,
uartStatusDcdDelta = 0x00980006,
uartStatusDcd = 0x00980005,
uartStatusRts = 0x00980004,
uartStatusTxComplete = 0x00980003,
uartStatusBreakDetect = 0x00980002,
uartStatusRxOverrun = 0x00980001,
uartStatusRxDataReady = 0x00980000 }

```

*Flag for UART interrupt/DMA status check or polling status.*

- enum `_uart_dma` {
 

```

uartDmaRxReady = 0x00800008,
uartDmaTxReady = 0x00800003,
uartDmaAgingTimer = 0x00800002,
uartDmaIdle = 0x008C0006 }

```

*The events generate the DMA Request.*

- enum `_uart_rts_int_trigger_edge` {
 

```

uartRtsTriggerEdgeRising = UART_UCR2_RTEC(0),
uartRtsTriggerEdgeFalling = UART_UCR2_RTEC(1),

```

## UART driver

- `uartRtsTriggerEdgeBoth = UART_UCR2_RTEC(2) }`  
*RTS pin interrupt trigger edge.*
- enum `_uart_modem_mode` {  
`uartModemModeDce = 0,`  
`uartModemModeDte = UART_UFCR_DCEDTE_MASK }`  
*UART module modem role selections.*
- enum `_uart_dtr_int_trigger_edge` {  
`uartDtrTriggerEdgeRising = UART_UCR3_DPEC(0),`  
`uartDtrTriggerEdgeFalling = UART_UCR3_DPEC(1),`  
`uartDtrTriggerEdgeBoth = UART_UCR3_DPEC(2) }`  
*DTR pin interrupt trigger edge.*
- enum `_uart_irda_vote_clock` {  
`uartIrdaVoteClockSampling = 0x0,`  
`uartIrdaVoteClockReference = UART_UCR4_IRSC_MASK }`  
*IrDA vote clock selections.*
- enum `_uart_rx_idle_condition` {  
`uartRxIdleMoreThan4Frames = UART_UCR1_ICD(0),`  
`uartRxIdleMoreThan8Frames = UART_UCR1_ICD(1),`  
`uartRxIdleMoreThan16Frames = UART_UCR1_ICD(2),`  
`uartRxIdleMoreThan32Frames = UART_UCR1_ICD(3) }`  
*UART module Rx Idle condition selections.*

## UART Initialization and Configuration functions

- void `UART_Init` (UART\_Type \*base, const `uart_init_config_t` \*initConfig)  
*Initialize UART module with given initialization structure.*
- void `UART_Deinit` (UART\_Type \*base)  
*This function reset UART module register content to its default value.*
- static void `UART_Enable` (UART\_Type \*base)  
*This function is used to Enable the UART Module.*
- static void `UART_Disable` (UART\_Type \*base)  
*This function is used to Disable the UART Module.*
- void `UART_SetBaudRate` (UART\_Type \*base, uint32\_t clockRate, uint32\_t baudRate)  
*This function is used to set the baud rate of UART Module.*
- static void `UART_SetDirMode` (UART\_Type \*base, uint32\_t direction)  
*This function is used to set the transform direction of UART Module.*
- static void `UART_SetRxIdleCondition` (UART\_Type \*base, uint32\_t idleCondition)  
*This function is used to set the number of frames RXD is allowed to be idle before an idle condition is reported.*
- void `UART_SetInvertCmd` (UART\_Type \*base, uint32\_t direction, bool invert)  
*This function is used to set the polarity of UART signal.*

## Low Power Mode functions.

- void `UART_SetDozeMode` (UART\_Type \*base, bool enable)  
*This function is used to set UART enable condition in the DOZE state.*
- void `UART_SetLowPowerMode` (UART\_Type \*base, bool enable)

*This function is used to set UART enable condition of the UART low power feature.*

### Data transfer functions.

- static void [UART\\_Putchar](#) (UART\_Type \*base, uint8\_t data)  
*This function is used to send data in RS-232 and IrDA Mode.*
- static uint8\_t [UART\\_Getchar](#) (UART\_Type \*base)  
*This function is used to receive data in RS-232 and IrDA Mode.*

### Interrupt and Flag control functions.

- void [UART\\_SetIntCmd](#) (UART\_Type \*base, uint32\_t intSource, bool enable)  
*This function is used to set the enable condition of specific UART interrupt source.*
- bool [UART\\_GetStatusFlag](#) (UART\_Type \*base, uint32\_t flag)  
*This function is used to get the current status of specific UART status flag(including interrupt flag).*
- void [UART\\_ClearStatusFlag](#) (UART\_Type \*base, uint32\_t flag)  
*This function is used to get the current status of specific UART status flag.*

### DMA control functions.

- void [UART\\_SetDmaCmd](#) (UART\_Type \*base, uint32\_t dmaSource, bool enable)  
*This function is used to set the enable condition of specific UART DMA source.*

### FIFO control functions.

- static void [UART\\_SetTxFifoWatermark](#) (UART\_Type \*base, uint8\_t watermark)  
*This function is used to set the watermark of UART Tx FIFO.*
- static void [UART\\_SetRxFifoWatermark](#) (UART\_Type \*base, uint8\_t watermark)  
*This function is used to set the watermark of UART Rx FIFO.*

### Hardware Flow control and Modem Signal functions.

- void [UART\\_SetRtsFlowCtrlCmd](#) (UART\_Type \*base, bool enable)  
*This function is used to set the enable condition of RTS Hardware flow control.*
- static void [UART\\_SetRtsIntTriggerEdge](#) (UART\_Type \*base, uint32\_t triggerEdge)  
*This function is used to set the RTS interrupt trigger edge.*
- void [UART\\_SetCtsFlowCtrlCmd](#) (UART\_Type \*base, bool enable)  
*This function is used to set the enable condition of CTS auto control.*
- void [UART\\_SetCtsPinLevel](#) (UART\_Type \*base, bool active)  
*This function is used to control the CTS\_B pin state when auto CTS control is disabled.*
- static void [UART\\_SetCtsTriggerLevel](#) (UART\_Type \*base, uint8\_t triggerLevel)  
*This function is used to set the auto CTS\_B pin control trigger level.*
- void [UART\\_SetModemMode](#) (UART\_Type \*base, uint32\_t mode)  
*This function is used to set the role (DTE/DCE) of UART module in RS-232 communication.*

## UART driver

- static void [UART\\_SetDtrIntTriggerEdge](#) (UART\_Type \*base, uint32\_t triggerEdge)  
*This function is used to set the edge of DTR\_B (DCE) or DSR\_B (DTE) on which an interrupt is generated.*
- void [UART\\_SetDtrPinLevel](#) (UART\_Type \*base, bool active)  
*This function is used to set the pin state of DSR pin(for DCE mode) or DTR pin(for DTE mode) for the modem interface.*
- void [UART\\_SetDcdPinLevel](#) (UART\_Type \*base, bool active)  
*This function is used to set the pin state of DCD pin.*
- void [UART\\_SetRiPinLevel](#) (UART\_Type \*base, bool active)  
*This function is used to set the pin state of RI pin.*

## Multiprocessor and RS-485 functions.

- void [UART\\_Putchar9](#) (UART\_Type \*base, uint16\_t data)  
*This function is used to send 9 Bits length data in RS-485 Multidrop mode.*
- uint16\_t [UART\\_Getchar9](#) (UART\_Type \*base)  
*This functions is used to receive 9 Bits length data in RS-485 Multidrop mode.*
- void [UART\\_SetMultidropMode](#) (UART\_Type \*base, bool enable)  
*This function is used to set the enable condition of 9-Bits data or Multidrop mode.*
- void [UART\\_SetSlaveAddressDetectCmd](#) (UART\_Type \*base, bool enable)  
*This function is used to set the enable condition of Automatic Address Detect Mode.*
- static void [UART\\_SetSlaveAddress](#) (UART\_Type \*base, uint8\_t slaveAddress)  
*This function is used to set the slave address char that the receiver tries to detect.*

## IrDA control functions.

- void [UART\\_SetIrDACmd](#) (UART\_Type \*base, bool enable)  
*This function is used to set the enable condition of IrDA Mode.*
- void [UART\\_SetIrDAVoteClock](#) (UART\_Type \*base, uint32\_t voteClock)  
*This function is used to set the clock for the IR pulsed vote logic.*

## Misc. functions.

- void [UART\\_SetAutoBaudRateCmd](#) (UART\_Type \*base, bool enable)  
*This function is used to set the enable condition of Automatic Baud Rate Detection feature.*
- static uint16\_t [UART\\_ReadBaudRateCount](#) (UART\_Type \*base)  
*This function is used to read the current value of Baud Rate Count Register value.*
- void [UART\\_SendBreakChar](#) (UART\_Type \*base, bool active)  
*This function is used to send BREAK character.It is important that SNDBRK is asserted high for a sufficient period of time to generate a valid BREAK.*
- void [UART\\_SetEscapeDecectCmd](#) (UART\_Type \*base, bool enable)  
*This function is used to Enable/Disable the Escape Sequence Decection feature.*
- static void [UART\\_SetEscapeChar](#) (UART\_Type \*base, uint8\_t escapeChar)  
*This function is used to set the enable condition of Escape Sequence Detection feature.*
- static void [UART\\_SetEscapeTimerInterval](#) (UART\_Type \*base, uint16\_t timerInterval)  
*This function is used to set the maximum time interval (in ms) allowed between escape characters.*

## 14.2.4 Data Structure Documentation

### 14.2.4.1 struct uart\_init\_config\_t

#### Data Fields

- uint32\_t `clockRate`  
*Current UART module clock freq.*
- uint32\_t `baudRate`  
*Desired UART baud rate.*
- uint32\_t `wordLength`  
*Data bits in one frame.*
- uint32\_t `stopBitNum`  
*Number of stop bits in one frame.*
- uint32\_t `parity`  
*Parity error check mode of this module.*
- uint32\_t `direction`  
*Data transfer direction of this module.*

#### 14.2.4.1.0.10 Field Documentation

14.2.4.1.0.10.1 uint32\_t uart\_init\_config\_t::clockRate

14.2.4.1.0.10.2 uint32\_t uart\_init\_config\_t::baudRate

14.2.4.1.0.10.3 uint32\_t uart\_init\_config\_t::wordLength

14.2.4.1.0.10.4 uint32\_t uart\_init\_config\_t::stopBitNum

14.2.4.1.0.10.5 uint32\_t uart\_init\_config\_t::parity

14.2.4.1.0.10.6 uint32\_t uart\_init\_config\_t::direction

## 14.2.5 Enumeration Type Documentation

### 14.2.5.1 enum \_uart\_word\_length

Enumerator

*uartWordLength7Bits* One character has 7 bits.

*uartWordLength8Bits* One character has 8 bits.

### 14.2.5.2 enum \_uart\_stop\_bit\_num

Enumerator

*uartStopBitNumOne* One bit Stop.

*uartStopBitNumTwo* Two bits Stop.

## UART driver

### 14.2.5.3 enum \_uart\_partity\_mode

Enumerator

*uartParityDisable* Parity error check disabled.  
*uartParityEven* Even error check is selected.  
*uartParityOdd* Odd error check is selected.

### 14.2.5.4 enum \_uart\_direction\_mode

Enumerator

*uartDirectionDisable* Both Tx and Rx are disabled.  
*uartDirectionTx* Tx is enabled.  
*uartDirectionRx* Rx is enabled.  
*uartDirectionTxRx* Both Tx and Rx are enabled.

### 14.2.5.5 enum \_uart\_interrupt

Enumerator

*uartIntAutoBaud* Automatic baud rate detection Interrupt Enable.  
*uartIntTxReady* transmitter ready Interrupt Enable.  
*uartIntIdle* IDLE Interrupt Enable.  
*uartIntRxReady* Receiver Ready Interrupt Enable.  
*uartIntTxEmpty* Transmitter Empty Interrupt Enable.  
*uartIntRtsDelta* RTS Delta Interrupt Enable.  
*uartIntEscape* Escape Sequence Interrupt Enable.  
*uartIntRts* Request to Send Interrupt Enable.  
*uartIntAgingTimer* Aging Timer Interrupt Enable.  
*uartIntDtr* Data Terminal Ready Interrupt Enable.  
*uartIntParityError* Parity Error Interrupt Enable.  
*uartIntFrameError* Frame Error Interrupt Enable.  
*uartIntDcd* Data Carrier Detect Interrupt Enable.  
*uartIntRi* Ring Indicator Interrupt Enable.  
*uartIntRxDs* Receive Status Interrupt Enable.  
*uartInttAirWake* Asynchronous IR WAKE Interrupt Enable.  
*uartIntAwake* Asynchronous WAKE Interrupt Enable.  
*uartIntDtrDelta* Data Terminal Ready Delta Interrupt Enable.  
*uartIntAutoBaudCnt* Autobaud Counter Interrupt Enable.  
*uartIntIr* Serial Infrared Interrupt Enable.  
*uartIntWake* WAKE Interrupt Enable.  
*uartIntTxComplete* TransmitComplete Interrupt Enable.  
*uartIntBreakDetect* BREAK Condition Detected Interrupt Enable.



***uartIntRxOverrun*** Receiver Overrun Interrupt Enable.  
***uartIntRxDataReady*** Receive Data Ready Interrupt Enable.  
***uartIntRs485SlaveAddrMatch*** RS-485 Slave Address Detected Interrupt Enable.

#### 14.2.5.6 enum \_uart\_status\_flag

Enumerator

***uartStatusRxCharReady*** Rx Character Ready Flag.  
***uartStatusRxError*** Rx Error Detect Flag.  
***uartStatusRxOverrunError*** Rx Overrun Flag.  
***uartStatusRxFrameError*** Rx Frame Error Flag.  
***uartStatusRxBreakDetect*** Rx Break Detect Flag.  
***uartStatusRxParityError*** Rx Parity Error Flag.  
***uartStatusParityError*** Parity Error Interrupt Flag.  
***uartStatusRtsStatus*** RTS\_B Pin Status Flag.  
***uartStatusTxReady*** Transmitter Ready Interrupt/DMA Flag.  
***uartStatusRtsDelta*** RTS Delta Flag.  
***uartStatusEscape*** Escape Sequence Interrupt Flag.  
***uartStatusFrameError*** Frame Error Interrupt Flag.  
***uartStatusRxReady*** Receiver Ready Interrupt/DMA Flag.  
***uartStatusAgingTimer*** Ageing Timer Interrupt Flag.  
***uartStatusDtrDelta*** DTR Delta Flag.  
***uartStatusRxDs*** Receiver IDLE Interrupt Flag.  
***uartStatusAirWake*** Asynchronous IR WAKE Interrupt Flag.  
***uartStatusAwake*** Asynchronous WAKE Interrupt Flag.  
***uartStatusRs485SlaveAddrMatch*** RS-485 Slave Address Detected Interrupt Flag.  
***uartStatusAutoBaud*** Automatic Baud Rate Detect Complete Flag.  
***uartStatusTxEmpty*** Transmit Buffer FIFO Empty.  
***uartStatusDtr*** DTR edge triggered interrupt flag.  
***uartStatusIdle*** Idle Condition Flag.  
***uartStatusAutoBaudCntStop*** Autobaud Counter Stopped Flag.  
***uartStatusRiDelta*** Ring Indicator Delta Flag.  
***uartStatusRi*** Ring Indicator Input Flag.  
***uartStatusIr*** Serial Infrared Interrupt Flag.  
***uartStatusWake*** Wake Flag.  
***uartStatusDcdDelta*** Data Carrier Detect Delta Flag.  
***uartStatusDcd*** Data Carrier Detect Input Flag.  
***uartStatusRts*** RTS Edge Triggered Interrupt Flag.  
***uartStatusTxComplete*** Transmitter Complete Flag.  
***uartStatusBreakDetect*** BREAK Condition Detected Flag.  
***uartStatusRxOverrun*** Overrun Error Flag.  
***uartStatusRxDataReady*** Receive Data Ready Flag.

## UART driver

### 14.2.5.7 enum\_uart\_dma

Enumerator

- uartDmaRxReady* Receive Ready DMA Enable.
- uartDmaTxReady* Transmitter Ready DMA Enable.
- uartDmaAgingTimer* Aging DMA Timer Enable.
- uartDmaIdle* DMA IDLE Condition Detected Interrupt Enable.

### 14.2.5.8 enum\_uart\_rts\_int\_trigger\_edge

Enumerator

- uartRtsTriggerEdgeRising* RTS pin interrupt triggered on rising edge.
- uartRtsTriggerEdgeFalling* RTS pin interrupt triggered on falling edge.
- uartRtsTriggerEdgeBoth* RTS pin interrupt triggered on both edge.

### 14.2.5.9 enum\_uart\_modem\_mode

Enumerator

- uartModemModeDce* UART module works as DCE.
- uartModemModeDte* UART module works as DTE.

### 14.2.5.10 enum\_uart\_dtr\_int\_trigger\_edge

Enumerator

- uartDtrTriggerEdgeRising* DTR pin interrupt triggered on rising edge.
- uartDtrTriggerEdgeFalling* DTR pin interrupt triggered on falling edge.
- uartDtrTriggerEdgeBoth* DTR pin interrupt triggered on both edge.

### 14.2.5.11 enum\_uart\_irda\_vote\_clock

Enumerator

- uartIrdaVoteClockSampling* The vote logic uses the sampling clock (16x baud rate) for normal operation.
- uartIrdaVoteClockReference* The vote logic uses the UART reference clock.

### 14.2.5.12 enum \_uart\_rx\_idle\_condition

Enumerator

*uartRxIdleMoreThan4Frames* Idle for more than 4 frames.  
*uartRxIdleMoreThan8Frames* Idle for more than 8 frames.  
*uartRxIdleMoreThan16Frames* Idle for more than 16 frames.  
*uartRxIdleMoreThan32Frames* Idle for more than 32 frames.

## 14.2.6 Function Documentation

### 14.2.6.1 void UART\_Init ( UART\_Type \* *base*, const uart\_init\_config\_t \* *initConfig* )

Parameters

|                   |                                                                                         |
|-------------------|-----------------------------------------------------------------------------------------|
| <i>base</i>       | UART base pointer.                                                                      |
| <i>initConfig</i> | UART initialization structure (see <a href="#">uart_init_config_t</a> structure above). |

### 14.2.6.2 void UART\_Deinit ( UART\_Type \* *base* )

Parameters

|             |                    |
|-------------|--------------------|
| <i>base</i> | UART base pointer. |
|-------------|--------------------|

### 14.2.6.3 static void UART\_Enable ( UART\_Type \* *base* ) [inline], [static]

Parameters

|             |                    |
|-------------|--------------------|
| <i>base</i> | UART base pointer. |
|-------------|--------------------|

### 14.2.6.4 static void UART\_Disable ( UART\_Type \* *base* ) [inline], [static]

Parameters

|             |                    |
|-------------|--------------------|
| <i>base</i> | UART base pointer. |
|-------------|--------------------|

### 14.2.6.5 void UART\_SetBaudRate ( UART\_Type \* *base*, uint32\_t *clockRate*, uint32\_t *baudRate* )

## UART driver

Parameters

|                  |                                |
|------------------|--------------------------------|
| <i>base</i>      | UART base pointer.             |
| <i>clockRate</i> | UART module clock frequency.   |
| <i>baudRate</i>  | Desired UART module baud rate. |

**14.2.6.6 static void UART\_SetDirMode ( UART\_Type \* *base*, uint32\_t *direction* )  
[inline], [static]**

Parameters

|                  |                                                                                 |
|------------------|---------------------------------------------------------------------------------|
| <i>base</i>      | UART base pointer.                                                              |
| <i>direction</i> | UART transfer direction (see <a href="#">_uart_direction_mode</a> enumeration). |

**14.2.6.7 static void UART\_SetRxIdleCondition ( UART\_Type \* *base*, uint32\_t *idleCondition* ) [inline], [static]**

The available condition can be select from `_uart_idle_condition` enumeration.

Parameters

|                      |                                                                                                       |
|----------------------|-------------------------------------------------------------------------------------------------------|
| <i>base</i>          | UART base pointer.                                                                                    |
| <i>idleCondition</i> | The condition that an idle condition is reported (see <code>_uart_idle_condition</code> enumeration). |

**14.2.6.8 void UART\_SetInvertCmd ( UART\_Type \* *base*, uint32\_t *direction*, bool *invert* )**

The polarity of Tx and Rx can be set separately.

Parameters

|                  |                                                                                 |
|------------------|---------------------------------------------------------------------------------|
| <i>base</i>      | UART base pointer.                                                              |
| <i>direction</i> | UART transfer direction (see <a href="#">_uart_direction_mode</a> enumeration). |
| <i>invert</i>    | Set true to invert the polarity of UART signal.                                 |

**14.2.6.9 void UART\_SetDozeMode ( UART\_Type \* *base*, bool *enable* )**

Parameters

|               |                                                                                                                                                                                         |
|---------------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| <i>base</i>   | UART base pointer.                                                                                                                                                                      |
| <i>enable</i> | Enable/Disable UART module in doze mode. <ul style="list-style-type: none"> <li>• true: Enable UART module in doze mode.</li> <li>• false: Disable UART module in doze mode.</li> </ul> |

**14.2.6.10 void UART\_SetLowPowerMode ( UART\_Type \* *base*, bool *enable* )**

Parameters

|               |                                                                                                                                                                                                        |
|---------------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| <i>base</i>   | UART base pointer.                                                                                                                                                                                     |
| <i>enable</i> | Enable/Disable UART module low power feature. <ul style="list-style-type: none"> <li>• true: Enable UART module low power feature.</li> <li>• false: Disable UART module low power feature.</li> </ul> |

**14.2.6.11 static void UART\_Putchar ( UART\_Type \* *base*, uint8\_t *data* ) [inline], [static]**

A independent 9 Bits RS-485 send data function is provided.

Parameters

|             |                                     |
|-------------|-------------------------------------|
| <i>base</i> | UART base pointer.                  |
| <i>data</i> | Data to be set through UART module. |

**14.2.6.12 static uint8\_t UART\_Getchar ( UART\_Type \* *base* ) [inline], [static]**

A independent 9 Bits RS-485 receive data function is provided.

Parameters

## UART driver

|             |                    |
|-------------|--------------------|
| <i>base</i> | UART base pointer. |
|-------------|--------------------|

Returns

The data received from UART module.

### 14.2.6.13 void UART\_SetIntCmd ( UART\_Type \* *base*, uint32\_t *intSource*, bool *enable* )

The available interrupt source can be select from [\\_uart\\_interrupt](#) enumeration.

Parameters

|                  |                                                                                                                                                                                   |
|------------------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| <i>base</i>      | UART base pointer.                                                                                                                                                                |
| <i>intSource</i> | Available interrupt source for this module.                                                                                                                                       |
| <i>enable</i>    | Enable/Disable corresponding interrupt. <ul style="list-style-type: none"><li>• true: Enable corresponding interrupt.</li><li>• false: Disable corresponding interrupt.</li></ul> |

### 14.2.6.14 bool UART\_GetStatusFlag ( UART\_Type \* *base*, uint32\_t *flag* )

The available status flag can be select from [\\_uart\\_status\\_flag](#) enumeration.

Parameters

|             |                       |
|-------------|-----------------------|
| <i>base</i> | UART base pointer.    |
| <i>flag</i> | Status flag to check. |

Returns

current state of corresponding status flag.

### 14.2.6.15 void UART\_ClearStatusFlag ( UART\_Type \* *base*, uint32\_t *flag* )

The available status flag can be select from [\\_uart\\_status\\_flag](#) enumeration.

Parameters

|             |                       |
|-------------|-----------------------|
| <i>base</i> | UART base pointer.    |
| <i>flag</i> | Status flag to clear. |

**14.2.6.16 void UART\_SetDmaCmd ( UART\_Type \* *base*, uint32\_t *dmaSource*, bool *enable* )**

The available DMA source can be select from `_uart_dma` enumeration.

Parameters

|                  |                                                                                                                                                                                         |
|------------------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| <i>base</i>      | UART base pointer.                                                                                                                                                                      |
| <i>dmaSource</i> | The Event that can generate DMA request.                                                                                                                                                |
| <i>enable</i>    | Enable/Disable corresponding DMA source. <ul style="list-style-type: none"> <li>• true: Enable corresponding DMA source.</li> <li>• false: Disable corresponding DMA source.</li> </ul> |

**14.2.6.17 static void UART\_SetTxFifoWatermark ( UART\_Type \* *base*, uint8\_t *watermark* ) [inline], [static]**

A maskable interrupt is generated whenever the data level in the TxFIFO falls below the Tx FIFO watermark.

Parameters

|                  |                        |
|------------------|------------------------|
| <i>base</i>      | UART base pointer.     |
| <i>watermark</i> | The Tx FIFO watermark. |

**14.2.6.18 static void UART\_SetRxFifoWatermark ( UART\_Type \* *base*, uint8\_t *watermark* ) [inline], [static]**

A maskable interrupt is generated whenever the data level in the RxFIFO reaches the Rx FIFO watermark.

## UART driver

### Parameters

|                  |                        |
|------------------|------------------------|
| <i>base</i>      | UART base pointer.     |
| <i>watermark</i> | The Rx FIFO watermark. |

#### 14.2.6.19 void UART\_SetRtsFlowCtrlCmd ( UART\_Type \* *base*, bool *enable* )

### Parameters

|               |                                                                                                                                                                                         |
|---------------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| <i>base</i>   | UART base pointer.                                                                                                                                                                      |
| <i>enable</i> | Enable/Disable RTS hardware flow control. <ul style="list-style-type: none"><li>• true: Enable RTS hardware flow control.</li><li>• false: Disable RTS hardware flow control.</li></ul> |

#### 14.2.6.20 static void UART\_SetRtsIntTriggerEdge ( UART\_Type \* *base*, uint32\_t *triggerEdge* ) [inline], [static]

The available trigger edge can be select from @ref \_uart\_rts\_trigger\_edge enumeration.

### Parameters

|                    |                                           |
|--------------------|-------------------------------------------|
| <i>base</i>        | UART base pointer.                        |
| <i>triggerEdge</i> | Available RTS pin interrupt trigger edge. |

#### 14.2.6.21 void UART\_SetCtsFlowCtrlCmd ( UART\_Type \* *base*, bool *enable* )

if CTS control is enabled, the CTS\_B pin is controlled by the receiver, otherwise the CTS\_B pin is controlled by UART\_CTSPinCtrl function.

### Parameters

|               |                                                                                                                                                              |
|---------------|--------------------------------------------------------------------------------------------------------------------------------------------------------------|
| <i>base</i>   | UART base pointer.                                                                                                                                           |
| <i>enable</i> | Enable/Disable CTS auto control. <ul style="list-style-type: none"><li>• true: Enable CTS auto control.</li><li>• false: Disable CTS auto control.</li></ul> |



**14.2.6.22 void UART\_SetCtsPinLevel ( UART\_Type \* *base*, bool *active* )**

The CTS\_B pin is low(active)  
 The CTS\_B pin is high(inactive)

Parameters

|               |                                                                                                                                                       |
|---------------|-------------------------------------------------------------------------------------------------------------------------------------------------------|
| <i>base</i>   | UART base pointer.                                                                                                                                    |
| <i>active</i> | The CTS_B pin state to set. <ul style="list-style-type: none"> <li>• true: the CTS_B pin active;</li> <li>• false: the CTS_B pin inactive.</li> </ul> |

**14.2.6.23 static void UART\_SetCtsTriggerLevel ( UART\_Type \* *base*, uint8\_t *triggerLevel* ) [inline], [static]**

The CTS\_B pin is de-asserted when Rx FIFO reach CTS trigger level.

Parameters

|                     |                                       |
|---------------------|---------------------------------------|
| <i>base</i>         | UART base pointer.                    |
| <i>triggerLevel</i> | Auto CTS_B pin control trigger level. |

**14.2.6.24 void UART\_SetModemMode ( UART\_Type \* *base*, uint32\_t *mode* )**

Parameters

|             |                                                                                      |
|-------------|--------------------------------------------------------------------------------------|
| <i>base</i> | UART base pointer.                                                                   |
| <i>mode</i> | The role(DTE/DCE) of UART module (see <a href="#">_uart_modem_mode</a> enumeration). |

**14.2.6.25 static void UART\_SetDtrIntTriggerEdge ( UART\_Type \* *base*, uint32\_t *triggerEdge* ) [inline], [static]**

Parameters

|                    |                                                                                                                     |
|--------------------|---------------------------------------------------------------------------------------------------------------------|
| <i>base</i>        | UART base pointer.                                                                                                  |
| <i>triggerEdge</i> | The trigger edge on which an interrupt is generated (see <a href="#">_uart_dtr_trigger_edge</a> enumeration above). |

---

## UART driver

14.2.6.26 void UART\_SetDtrPinLevel ( UART\_Type \* *base*, bool *active* )

Parameters

|               |                                                                                                                                                        |
|---------------|--------------------------------------------------------------------------------------------------------------------------------------------------------|
| <i>base</i>   | UART base pointer.                                                                                                                                     |
| <i>active</i> | The state of DSR pin. <ul style="list-style-type: none"> <li>• true: DSR/DTR pin is logic one.</li> <li>• false: DSR/DTR pin is logic zero.</li> </ul> |

**14.2.6.27 void UART\_SetDcdPinLevel ( UART\_Type \* *base*, bool *active* )**

THIS FUNCTION IS FOR DCE MODE ONLY.

Parameters

|               |                                                                                                                                                                        |
|---------------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| <i>base</i>   | UART base pointer.                                                                                                                                                     |
| <i>active</i> | The state of DCD pin. <ul style="list-style-type: none"> <li>• true: DCD_B pin is logic one (DCE mode)</li> <li>• false: DCD_B pin is logic zero (DCE mode)</li> </ul> |

**14.2.6.28 void UART\_SetRiPinLevel ( UART\_Type \* *base*, bool *active* )**

THIS FUNCTION IS FOR DCE MODE ONLY.

Parameters

|               |                                                                                                                                                                     |
|---------------|---------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| <i>base</i>   | UART base pointer.                                                                                                                                                  |
| <i>active</i> | The state of RI pin. <ul style="list-style-type: none"> <li>• true: RI_B pin is logic one (DCE mode)</li> <li>• false: RI_B pin is logic zero (DCE mode)</li> </ul> |

**14.2.6.29 void UART\_Putchar9 ( UART\_Type \* *base*, uint16\_t *data* )**

Parameters

|             |                                             |
|-------------|---------------------------------------------|
| <i>base</i> | UART base pointer.                          |
| <i>data</i> | Data(9 bits) to be set through UART module. |

---

## UART driver

14.2.6.30 `uint16_t UART_Getchar9 ( UART_Type * base )`

Parameters

|             |                    |
|-------------|--------------------|
| <i>base</i> | UART base pointer. |
|-------------|--------------------|

Returns

The data(9 bits) received from UART module.

**14.2.6.31 void UART\_SetMultidropMode ( UART\_Type \* *base*, bool *enable* )**

Parameters

|               |                                                                                                                                                           |
|---------------|-----------------------------------------------------------------------------------------------------------------------------------------------------------|
| <i>base</i>   | UART base pointer.                                                                                                                                        |
| <i>enable</i> | Enable/Disable Multidrop mode. <ul style="list-style-type: none"> <li>• true: Enable Multidrop mode.</li> <li>• false: Disable Multidrop mode.</li> </ul> |

**14.2.6.32 void UART\_SetSlaveAddressDetectCmd ( UART\_Type \* *base*, bool *enable* )**

Parameters

|               |                                                                                                                                                                                                        |
|---------------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| <i>base</i>   | UART base pointer.                                                                                                                                                                                     |
| <i>enable</i> | Enable/Disable Automatic Address Detect mode. <ul style="list-style-type: none"> <li>• true: Enable Automatic Address Detect mode.</li> <li>• false: Disable Automatic Address Detect mode.</li> </ul> |

**14.2.6.33 static void UART\_SetSlaveAddress ( UART\_Type \* *base*, uint8\_t *slaveAddress* ) [inline], [static]**

Parameters

|                     |                      |
|---------------------|----------------------|
| <i>base</i>         | UART base pointer.   |
| <i>slaveAddress</i> | The slave to detect. |

**14.2.6.34 void UART\_SetIrDACmd ( UART\_Type \* *base*, bool *enable* )**

## UART driver

### Parameters

|               |                                                                                                                                         |
|---------------|-----------------------------------------------------------------------------------------------------------------------------------------|
| <i>base</i>   | UART base pointer.                                                                                                                      |
| <i>enable</i> | Enable/Disable IrDA mode. <ul style="list-style-type: none"><li>• true: Enable IrDA mode.</li><li>• false: Disable IrDA mode.</li></ul> |

#### 14.2.6.35 void UART\_SetIrDAVoteClock ( UART\_Type \* *base*, uint32\_t *voteClock* )

The available clock can be select from [\\_uart\\_irda\\_vote\\_clock](#) enumeration.

### Parameters

|                  |                                          |
|------------------|------------------------------------------|
| <i>base</i>      | UART base pointer.                       |
| <i>voteClock</i> | The available IrDA vote clock selection. |

#### 14.2.6.36 void UART\_SetAutoBaudRateCmd ( UART\_Type \* *base*, bool *enable* )

### Parameters

|               |                                                                                                                                                                                                                             |
|---------------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| <i>base</i>   | UART base pointer.                                                                                                                                                                                                          |
| <i>enable</i> | Enable/Disable Automatic Baud Rate Detection feature. <ul style="list-style-type: none"><li>• true: Enable Automatic Baud Rate Detection feature.</li><li>• false: Disable Automatic Baud Rate Detection feature.</li></ul> |

#### 14.2.6.37 static uint16\_t UART\_ReadBaudRateCount ( UART\_Type \* *base* ) [inline], [static]

this counter is used by Auto Baud Rate Detect feature.

### Parameters

|             |                    |
|-------------|--------------------|
| <i>base</i> | UART base pointer. |
|-------------|--------------------|

### Returns

Current Baud Rate Count Register value.

14.2.6.38 void UART\_SendBreakChar ( UART\_Type \* *base*, bool *active* )

## UART driver

### Parameters

|               |                                                                                                                                                                    |
|---------------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| <i>base</i>   | UART base pointer.                                                                                                                                                 |
| <i>active</i> | Asserted high to generate BREAK. <ul style="list-style-type: none"><li>• true: Generate BREAK character.</li><li>• false: Stop generate BREAK character.</li></ul> |

### 14.2.6.39 void UART\_SetEscapeDecectCmd ( UART\_Type \* *base*, bool *enable* )

### Parameters

|               |                                                                                                                                                                                         |
|---------------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| <i>base</i>   | UART base pointer.                                                                                                                                                                      |
| <i>enable</i> | Enable/Disable Escape Sequence Decection. <ul style="list-style-type: none"><li>• true: Enable Escape Sequence Decection.</li><li>• false: Disable Escape Sequence Decection.</li></ul> |

### 14.2.6.40 static void UART\_SetEscapeChar ( UART\_Type \* *base*, uint8\_t *escapeChar* ) [inline], [static]

### Parameters

|                   |                                 |
|-------------------|---------------------------------|
| <i>base</i>       | UART base pointer.              |
| <i>escapeChar</i> | The Escape Character to detect. |

### 14.2.6.41 static void UART\_SetEscapeTimerInterval ( UART\_Type \* *base*, uint16\_t *timerInterval* ) [inline], [static]

### Parameters

|                      |                                                          |
|----------------------|----------------------------------------------------------|
| <i>base</i>          | UART base pointer.                                       |
| <i>timerInterval</i> | Maximum time interval allowed between escape characters. |





## Chapter 15

### Watchdog Timer (WDOG)

#### 15.1 Overview

The FreeRTOS BSP provides a driver for the Watchdog Timer (WDOG) block of i.MX devices.

#### Modules

- [WDOG driver on i.MX](#)

## WDOG driver on i.MX

### 15.2 WDOG driver on i.MX

#### 15.2.1 Overview

The chapter describes the programming interface of the WDOG driver on i.MX (platform/drivers/inc/wdog\_imx.h). The i.MX watchdog protects against system failures by providing a method by which to escape from unexpected events or programming errors. The WDOG driver on i.MX provides a set of APIs to provide these services:

- Watchdog general control
- Watchdog interrupt control

#### 15.2.2 Watchdog general control

After reset, [WDOG\\_DisablePowerdown\(\)](#) must be called to avoid the power down timeout. It is a one-shot function and cannot be called more than once.

Before enabling the watchdog, [WDOG\\_Init\(\)](#) is needed to initialize the watchdog driver and specify the watchdog behavior in different modes. This function is also a one-shot function.

Then [WDOG\\_Enable\(\)](#) can be used to enable the watchdog with specified timeout, and when timeout, CPU is reset and external pin WDOG\_B might be asserted based on the behavior setting. Once enabled, the watchdog cannot be disabled so it is also a one-shot function.

To avoid timeout, the program must [WDOG\\_Refresh\(\)](#) the counter periodically.

The user can also use [WDOG\\_Reset\(\)](#) to reset the CPU and assert some reset signal specified by parameters immediately.

#### 15.2.3 Watchdog interrupt control

i.MX watchdog also provides interrupt before timeout reset occurs. The user can use [WDOG\\_EnableInt\(\)](#) with proper time to make sure the interrupt would happen some time before timeout reset.

When the interrupt occurs, [WDOG\\_ClearStatusFlag\(\)](#) is used to clear the status. [WDOG\\_IsIntPending\(\)](#) can be used to check whether there's any interrupt pending.

### Data Structures

- struct [wdog\\_init\\_config\\_t](#)  
*Structure to configure the running mode. [More...](#)*

## Enumerations

- enum `_wdog_reset_source` {  
`wdogResetSourcePor` = WDOG\_WRSR\_POR\_MASK,  
`wdogResetSourceTimeout` = WDOG\_WRSR\_TOUT\_MASK,  
`wdogResetSourceSwRst` = WDOG\_WRSR\_SFTW\_MASK }  
*The reset source of latest reset.*

## WDOG State Control

- static void `WDOG_Init` (WDOG\_Type \*base, const `wdog_init_config_t` \*initConfig)  
*Configure WDOG functions, call once only.*
- void `WDOG_Enable` (WDOG\_Type \*base, uint8\_t timeout)  
*Enable WDOG with timeout, call once only.*
- void `WDOG_Reset` (WDOG\_Type \*base, bool wda, bool srs)  
*Assert WDOG software reset signal.*
- static uint32\_t `WDOG_GetResetSource` (WDOG\_Type \*base)  
*Get the latest reset source generated due to WatchDog Timer.*
- void `WDOG_Refresh` (WDOG\_Type \*base)  
*Refresh the WDOG to prevent timeout.*
- static void `WDOG_DisablePowerdown` (WDOG\_Type \*base)  
*Disable WDOG power down counter.*

## WDOG Interrupt Control

- static void `WDOG_EnableInt` (WDOG\_Type \*base, uint8\_t time)  
*Enable WDOG interrupt.*
- static bool `WDOG_IsIntPending` (WDOG\_Type \*base)  
*Check whether WDOG interrupt is pending.*
- static void `WDOG_ClearStatusFlag` (WDOG\_Type \*base)  
*Clear WDOG interrupt status.*

## 15.2.4 Data Structure Documentation

### 15.2.4.1 struct `wdog_init_config_t`

#### Data Fields

- bool `wdw`  
*true: suspend in low power wait, false: not suspend*
- bool `wdt`  
*true: assert WDOG\_B when timeout, false: not assert WDOG\_B*
- bool `wdbg`  
*true: suspend in debug mode, false: not suspend*
- bool `wdzst`  
*true: suspend in doze and stop mode, false: not suspend*

## WDOG driver on i.MX

### 15.2.5 Enumeration Type Documentation

#### 15.2.5.1 enum\_wdog\_reset\_source

Enumerator

*wdogResetSourcePor* Indicates the reset is the result of a power on reset.

*wdogResetSourceTimeout* Indicates the reset is the result of a WDOG timeout.

*wdogResetSourceSwRst* Indicates the reset is the result of a software reset.

### 15.2.6 Function Documentation

#### 15.2.6.1 static void WDOG\_Init ( WDOG\_Type \* *base*, const wdog\_init\_config\_t \* *initConfig* ) [inline], [static]

Parameters

|                   |                         |
|-------------------|-------------------------|
| <i>base</i>       | WDOG base pointer.      |
| <i>initConfig</i> | WDOG mode configuration |

#### 15.2.6.2 void WDOG\_Enable ( WDOG\_Type \* *base*, uint8\_t *timeout* )

Parameters

|                |                               |
|----------------|-------------------------------|
| <i>base</i>    | WDOG base pointer.            |
| <i>timeout</i> | WDOG timeout ((n+1)/2 second) |

#### 15.2.6.3 void WDOG\_Reset ( WDOG\_Type \* *base*, bool *wda*, bool *srs* )

Parameters

|             |                                                                                                                          |
|-------------|--------------------------------------------------------------------------------------------------------------------------|
| <i>base</i> | WDOG base pointer.                                                                                                       |
| <i>wda</i>  | WDOG reset. <ul style="list-style-type: none"><li>• true: Assert WDOG_B.</li><li>• false: No impact on WDOG_B.</li></ul> |

|            |                                                                                                                                                            |
|------------|------------------------------------------------------------------------------------------------------------------------------------------------------------|
| <i>srs</i> | System reset. <ul style="list-style-type: none"> <li>• true: Assert system reset WDOG_RESET_B_DEB.</li> <li>• false: No impact on system reset.</li> </ul> |
|------------|------------------------------------------------------------------------------------------------------------------------------------------------------------|

#### 15.2.6.4 static uint32\_t WDOG\_GetResetSource ( WDOG\_Type \* *base* ) [inline], [static]

Parameters

|             |                    |
|-------------|--------------------|
| <i>base</i> | WDOG base pointer. |
|-------------|--------------------|

Returns

The latest reset source (see [\\_wdog\\_reset\\_source](#) enumeration).

#### 15.2.6.5 void WDOG\_Refresh ( WDOG\_Type \* *base* )

Parameters

|             |                    |
|-------------|--------------------|
| <i>base</i> | WDOG base pointer. |
|-------------|--------------------|

#### 15.2.6.6 static void WDOG\_DisablePowerdown ( WDOG\_Type \* *base* ) [inline], [static]

Parameters

|             |                    |
|-------------|--------------------|
| <i>base</i> | WDOG base pointer. |
|-------------|--------------------|

#### 15.2.6.7 static void WDOG\_EnableInt ( WDOG\_Type \* *base*, uint8\_t *time* ) [inline], [static]

Parameters

---

## WDOG driver on i.MX

|             |                                                                     |
|-------------|---------------------------------------------------------------------|
| <i>base</i> | WDOG base pointer.                                                  |
| <i>time</i> | how long before the timeout must the interrupt occur (n/2 seconds). |

### 15.2.6.8 static bool WDOG\_IsIntPending ( WDOG\_Type \* *base* ) [inline], [static]

Parameters

|             |                    |
|-------------|--------------------|
| <i>base</i> | WDOG base pointer. |
|-------------|--------------------|

Returns

WDOG interrupt status.

- true: Pending.
- false: Not pending.

### 15.2.6.9 static void WDOG\_ClearStatusFlag ( WDOG\_Type \* *base* ) [inline], [static]

Parameters

|             |                    |
|-------------|--------------------|
| <i>base</i> | WDOG base pointer. |
|-------------|--------------------|



## Chapter 16

### Utilities for the FreeRTOS BSP

#### 16.1 Overview

The FreeRTOS BSP provides debug console to help user with their development.

#### Modules

- [Debug Console](#)

## Debug Console

### 16.2 Debug Console

#### 16.2.1 Overview

This section describes the programming interface of the debug console driver.

#### 16.2.2 Debug Console Initialization

To initialize the DbgConsole module, call the [DbgConsole\\_Init\(\)](#) function and pass in the parameters needed by this function. This function automatically enables the module and clock. After the [DbgConsole\\_Init\(\)](#) function is called and returned, stdout and stdin are connected to the selected UART.

The parameters needed by this function are shown here:

1. UART\_Type\* base : The base address of the UART module used as debug console;
2. uint32\_t clockRate : The clock source frequency of UART module, this value can be obtained by calling `get_uart_clock_freq()` function;
3. uint32\_t baudRate : The desired baud rate frequency.

Debug console state is stored in `debug_console_state_t` structure:

```
typedef struct DebugConsoleState {
 bool initd; /*<! Identify debug console initialized or not. */
 void* base; /*<! Base of the IP register. */
 debug_console_ops_t ops; /*<! Operation function pointers for debug UART operations. */
} debug_console_state_t;
```

This example shows how to call the [DbgConsole\\_Init\(\)](#) given the user configuration parameters.

```
DbgConsole_Init(BOARD_DEBUG_UART_BASEADDR, get_uart_clock_freq(BOARD_DEBUG_UART_BASEADDR), 1
15200);
```

#### Debug Console formatted IO

Debug console has its own `printf/scanf/putchar/getchar` functions which are defined in the header:

```
int debug_printf(const char *fmt_s, ...);
int debug_putchar(int ch);
int debug_scanf(const char *fmt_ptr, ...);
int debug_getchar(void);
```

Choose toolchain's `printf/scanf` or FreeRTOS BSP version `printf/scanf`:

```
/*Configuration for toolchain's printf/scanf or FreeRTOS BSP version printf/scanf */
#define PRINTF debug_printf
//#define PRINTF printf
#define SCANF debug_scanf
//#define SCANF scanf
#define PUTCHAR debug_putchar
//#define PUTCHAR putchar
#define GETCHAR debug_getchar
//#define GETCHAR getchar
```



Function `_doprint` outputs its parameters according to a formatted string. I/O is performed by calling given function pointer using `(*func_ptr)(c,farg)`.

```
int _doprint(void *farg, PUTCHAR_FUNC func_ptr, int max_count, char *fmt, va_list ap)
```

Function `scan_prv` converts an input line of ASCII characters based upon a provided string format.

```
int scan_prv(const char *line_ptr, char *format, va_list args_ptr)
```

Function `mknumstr` converts a radix number to a string and return its length.

```
static int32_t mknumstr (char *numstr, void *num, int32_t neg, int32_t radix, bool use_caps);
```

Function `mkfloatnumstr` converts a floating radix number to a string and return its length.

```
static int32_t mkfloatnumstr (char *numstr, void *num, int32_t radix, uint32_t precision_width);
```

## Macros

- `#define PRINTF debug_printf`  
*Configuration for toolchain's printf/scanf or NXP version printf/scanf.*

## Enumerations

- enum `debug_console_status_t`  
*Error code for the debug console driver.*

## Initialization

- `debug_console_status_t DbgConsole_Init` (UART\_Type \*base, uint32\_t clockRate, uint32\_t baudRate)  
*Initialize the UART\_IMX used for debug messages.*
- `debug_console_status_t DbgConsole_DeInit` (void)  
*Deinitialize the UART/LPUART used for debug messages.*
- int `debug_printf` (const char \*fmt\_s,...)  
*Prints formatted output to the standard output stream.*
- int `debug_putchar` (int ch)  
*Writes a character to stdout.*
- int `debug_scanf` (const char \*fmt\_ptr,...)  
*Reads formatted data from the standard input stream.*
- int `debug_getchar` (void)  
*Reads a character from standard input.*

## Debug Console

### 16.2.3 Enumeration Type Documentation

#### 16.2.3.1 enum debug\_console\_status\_t

### 16.2.4 Function Documentation

#### 16.2.4.1 debug\_console\_status\_t DbgConsole\_Init ( UART\_Type \* *base*, uint32\_t *clockRate*, uint32\_t *baudRate* )

Call this function to enable debug log messages to be output via the specified UART\_IMX base address and at the specified baud rate. Just initializes the UART\_IMX to the given baud rate and 8N1. After this function has returned, stdout and stdin are connected to the selected UART\_IMX. The [debug\\_printf\(\)](#) function also uses this UART\_IMX.

Parameters

|                  |                                                         |
|------------------|---------------------------------------------------------|
| <i>base</i>      | Which UART_IMX instance is used to send debug messages. |
| <i>clockRate</i> | The input clock of UART_IMX module.                     |
| <i>baudRate</i>  | The desired baud rate in bits per second.               |

Returns

Whether initialization was successful or not.

#### 16.2.4.2 debug\_console\_status\_t DbgConsole\_Delnit ( void )

Call this function to disable debug log messages to be output via the specified UART/LPUART base address and at the specified baud rate.

Returns

Whether de-initialization was successful or not.

#### 16.2.4.3 int debug\_printf ( const char \* *fmt\_s*, ... )

Call this function to print formatted output to the standard output stream.

## Parameters

|              |                        |
|--------------|------------------------|
| <i>fmt_s</i> | Format control string. |
|--------------|------------------------|

## Returns

Returns the number of characters printed, or a negative value if an error occurs.

**16.2.4.4 int debug\_putchar ( int *ch* )**

Call this function to write a character to stdout.

## Parameters

|           |                          |
|-----------|--------------------------|
| <i>ch</i> | Character to be written. |
|-----------|--------------------------|

## Returns

Returns the character written.

**16.2.4.5 int debug\_scanf ( const char \* *fmt\_ptr*, ... )**

Call this function to read formatted data from the standard input stream.

## Parameters

|                |                        |
|----------------|------------------------|
| <i>fmt_ptr</i> | Format control string. |
|----------------|------------------------|

## Returns

Returns the number of fields successfully converted and assigned.

**16.2.4.6 int debug\_getchar ( void )**

Call this function to read a character from standard input.

## Returns

Returns the character read.



---

**How to Reach Us:**

**Home Page:**  
[nxp.com](http://nxp.com)

**Web Support:**  
[nxp.com/support](http://nxp.com/support)

Information in this document is provided solely to enable system and software implementers to use Freescale products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits based on the information in this document.

Freescale reserves the right to make changes without further notice to any products herein. Freescale makes no warranty, representation, or guarantee regarding the suitability of its products for any particular purpose, nor does Freescale assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters that may be provided in Freescale data sheets and/or specifications can and do vary in different applications, and actual performance may vary over time. All operating parameters, including "typicals," must be validated for each customer application by customer's technical experts. Freescale does not convey any license under its patent rights nor the rights of others. Freescale sells products pursuant to standard terms and conditions of sale, which can be found at the following address: [nxp.com/SalesTermsandConditions](http://nxp.com/SalesTermsandConditions).

Freescale and the Freescale logo are trademarks of Freescale Semiconductor, Inc., Reg. U.S. Pat. & Tm. Off. All other product or service names are the property of their respective owners. ARM, ARM Powered, and Cortex are registered trademarks of ARM Limited (or its subsidiaries) in the EU and/or elsewhere. All rights reserved.

© 2016 Freescale Semiconductor, Inc.

Document Number: FRTOS7DAPIRM  
Rev. 0  
07/2016

