

8MMINILPD4-CPU

(i.MX8M Mini Reference Board)

Table of Content

Page 1	Cover
Page 2	Block Diagram
Page 3	PWR TREE
Page 4	CPU PWR
Page 5	LPDDR4
Page 6	CPU IO
Page 7	CPU PHY
Page 8	CPU MISC
Page 9	eMMC/QSPI
Page 10	WIFI/BT Module
Page 11	BOOT CFG
Page 12	PMIC
Page 13	SOM Interface

1. Interrupted lines coded with the same letter or letter combinations are electrically connected.
2. Device type number is for reference only. The number varies with the manufacturer.
3. Special signal usage:
 _B Denotes - Active-Low Signal
 <> or [] Denotes - Vectored Signals
4. Interpret diagram in accordance with American National Standards Institute specifications, current revision, with the exception of logic block symbology.


Preliminary - Subject to Change without Notice!

This board was designed for maximum flexibility in software development and demonstrates multiple functions possible with i.MX processors. Although best design practices have been applied, some areas may not be suitable for a mass-production design.


NXP CONFIDENTIAL AND PROPRIETARY

Revision History

Rev. Code	Date	By	Description
A	2018-03-12	Frank	Initial version
A1	2018-03-27	Frank	1. Update U1 I.MX8M Mini symbol naming.
B	2018-05-01	Frank	1. Change PMIC U8 to BD71847; 2. Add external PU resistor R133 for SD2_nRST, as internal is PD and ROM won't pull it to high; 3. DNP R63,R64,C389,C390, as internal VREF works well;
B1	2018-06-19	Frank	1. Remove the IOMUX table;
C	2018-09-12	Frank	1. Remove optional 32K Crystal Circuit for i.MX8M Mini; 2. Remove external DDR VREF Circuit as Internal works well; 3. Add R134, R135 for BOOT_MODE3 option to TESTMODE for compatible design with i.MX8M Nano; 4. Change J4_Pin56 from GND to TESTMODE(BOOT_MODE3) for compatible design with i.MX8M Nano; 5. Remove R50, R62, R107, R128 to simplify the optional design; 6. Remove C7 for NVCC_3V3; 7. Update the symbol of i.MX8M Mini: > Correct naming for AB13 from PVCC0_1V8 to PVCC0_1P8; > Correct power domain for B27, C26 from NVCC_CLK to VDD_24M_XTAL_1P8; > Correct power domain for J23, J24 from VDDA_1P8 to VDD_ANA1_1P8; > Correct power domain for A22, B22, F22, A23, B23, F23 to VDD_USB_3P3; > Correct power domain for D22, E19, D23, E22 to VDD_USB_1P8, and also adjust the pin locations. 8. Update the description of the Block Diagram and Power Tree; 9. Update some descriptions of the schematic; 10. Add R136, C405 on VDD_MIP1_1V2 for compatible design with i.MX8M Nano;
C1	2018-11-29	Frank	1. Remove the note for R136;
C2	2019-1-31	Frank	1. Update the Min/Typ/Max operating range for I.MX8M Mini power supplies; 2. Add note for changing BD71847 BUCK1/2/5 output voltage according to the new operation range; 3. Add note for all IOs that internal pull up/down is not supported in 3.3V mode;

		Microcontroller Product Group 6501 William Cannon Drive West Austin, TX 78755-8550	
		This document contains information proprietary to NXP and shall not be used for engineering design, procurement or manufacture in whole or in part without the express written permission of NXP Semiconductors.	
Designer: Frank Liu		Drawing Title: 8MMINILPD4-CPU	
Drawn by: Frank Liu		Page Title: Title and Rev History	
Approved: <Approver>	Size C	Document Number SCH-31399 PDF: SPF-31399	Rev C2
Date: Monday, February 11, 2019		Sheet 1 of 18	


8MMINILPD4-EVK Block Diagram





On SOM Board

		Microcontroller Product Group	
		6501 William Cannon Drive West Austin, TX 78755-8550	
This document contains information proprietary to NXP and shall not be used for engineering design, procurement or manufacture in whole or in part without the express written permission of NXP Semiconductors.			
		ICAP Classification: CP: IUC: X PUB:	
Designer: Frank Liu	Drawing Title: 8MMINILPD4-CPU		
Drawn by: Frank Liu	Page Title: Block Diagram		
Approved: <Approver>	Size C	Document Number SCH-31399 PDF: SPF-31399	Rev C2
Date: Monday, February 11, 2019		Sheet 2 of 18	

8MMINILPD4-EVK PWR TREE



i.MX8M Mini PWR







		Microcontroller Product Group 6501 William Cannon Drive West Austin, TX 78755-8550	
		This document contains information proprietary to NXP and shall not be used for engineering design, procurement or manufacture in whole or in part without the express written permission of NXP Semiconductors.	
Designer: Frank Liu		Drawing Title: 8MMNILPD4-CPU	
Drawn By: Frank Liu		Page Title: CPU PWR	
Approved: <Approver>	Size C	Document Number SCH-31399 PDF: SPF-31399	Rev C2
Date: Monday, January 07, 2018		Sheet 4 of 18	

LPDDR4 2GB

Power supply voltage ramp:

RESET_n is held LOW.
 VDD1 >= VDD2
 VDD2 >= VDDQ

U1A i.MX8M Mini - DDR




MT53D512M32D25-053 WT.D

Data Bus

Pin Name	LPDDR4	DDR4
DRAM_DS00_P	DQ00_L_A	DQS1_L_A
DRAM_DS00_N	DQ00_C_A	DQS1_C_A
DRAM_DM0	DQ00_B	DQ00_B / DBIL_n_A
DRAM_DQ00	DQ0_A	DQ0_A
DRAM_DQ01	DQ1_A	DQ1_A
DRAM_DQ02	DQ2_A	DQ2_A
DRAM_DQ03	DQ3_A	DQ3_A
DRAM_DQ04	DQ4_A	DQ4_A
DRAM_DQ05	DQ5_A	DQ5_A
DRAM_DQ06	DQ6_A	DQ6_A
DRAM_DQ07	DQ7_A	DQ7_A
DRAM_DS01_P	DQ01_L_A	DQS1_L_A
DRAM_DS01_N	DQ01_C_A	DQS1_C_A
DRAM_DM1	DQ01_B	DMU_n_A / DBIL_n_A
DRAM_DQ08	DQ8_A	DQ8_A
DRAM_DQ09	DQ9_A	DQ9_A
DRAM_DQ10	DQ10_A	DQ10_A
DRAM_DQ11	DQ11_A	DQ11_A
DRAM_DQ12	DQ12_A	DQ12_A
DRAM_DQ13	DQ13_A	DQ13_A
DRAM_DQ14	DQ14_A	DQ14_A
DRAM_DQ15	DQ15_A	DQ15_A
DRAM_DS02_P	DQ02_L_B	DQS1_L_B
DRAM_DS02_N	DQ02_C_B	DQS1_C_B
DRAM_DM2	DQ02_B	DMU_n_B / DBIL_n_B
DRAM_DQ16	DQ16_B	DQ16_B
DRAM_DQ17	DQ17_B	DQ17_B
DRAM_DQ18	DQ18_B	DQ18_B
DRAM_DQ19	DQ19_B	DQ19_B
DRAM_DQ20	DQ20_B	DQ20_B
DRAM_DQ21	DQ21_B	DQ21_B
DRAM_DQ22	DQ22_B	DQ22_B
DRAM_DS03_P	DQ03_L_B	DQS1_L_B
DRAM_DS03_N	DQ03_C_B	DQS1_C_B
DRAM_DM3	DMU1_B	DMU_n_B / DBILU_n_B
DRAM_DQ24	DQ24_B	DQ24_B
DRAM_DQ25	DQ25_B	DQ25_B
DRAM_DQ26	DQ26_B	DQ26_B
DRAM_DQ27	DQ27_B	DQ27_B
DRAM_DQ28	DQ28_B	DQ28_B
DRAM_DQ29	DQ29_B	DQ29_B
DRAM_DQ30	DQ30_B	DQ30_B
DRAM_DQ31	DQ31_B	DQ31_B

Command/Address

Pin Name	LPDDR4	DDR4
DRAM_nRESET_N	RESET_n	RESET_n
DRAM_ALERT_N	MTEST1	ALER_n / MTEST1
DRAM_DM0	CKE0_A	CKE1
DRAM_AC01	CS0_A	CS0_n
DRAM_AC02	CS1_A	CS1_n
DRAM_AC03	CK_L_A	SG0
DRAM_DM1	CK_C_A	SG1
DRAM_DM2	ACT_n	ACT_n
DRAM_DM3	ACT_n	ACT_n
DRAM_DM4	ACT_n	ACT_n
DRAM_DM5	ACT_n	ACT_n
DRAM_DM6	ACT_n	ACT_n
DRAM_DM7	ACT_n	ACT_n
DRAM_DM8	ACT_n	ACT_n
DRAM_DM9	ACT_n	ACT_n
DRAM_DM10	ACT_n	ACT_n
DRAM_DM11	ACT_n	ACT_n
DRAM_DM12	ACT_n	ACT_n
DRAM_DM13	ACT_n	ACT_n
DRAM_DM14	ACT_n	ACT_n
DRAM_DM15	ACT_n	ACT_n
DRAM_DS01_P	ACT_n	ACT_n
DRAM_DS01_N	ACT_n	ACT_n
DRAM_DS02_P	ACT_n	ACT_n
DRAM_DS02_N	ACT_n	ACT_n
DRAM_DS03_P	ACT_n	ACT_n
DRAM_DS03_N	ACT_n	ACT_n
DRAM_DS04_P	ACT_n	ACT_n
DRAM_DS04_N	ACT_n	ACT_n
DRAM_DS05_P	ACT_n	ACT_n
DRAM_DS05_N	ACT_n	ACT_n
DRAM_DS06_P	ACT_n	ACT_n
DRAM_DS06_N	ACT_n	ACT_n
DRAM_DS07_P	ACT_n	ACT_n
DRAM_DS07_N	ACT_n	ACT_n
DRAM_DS08_P	ACT_n	ACT_n
DRAM_DS08_N	ACT_n	ACT_n
DRAM_DS09_P	ACT_n	ACT_n
DRAM_DS09_N	ACT_n	ACT_n
DRAM_DS10_P	ACT_n	ACT_n
DRAM_DS10_N	ACT_n	ACT_n
DRAM_DS11_P	ACT_n	ACT_n
DRAM_DS11_N	ACT_n	ACT_n
DRAM_DS12_P	ACT_n	ACT_n
DRAM_DS12_N	ACT_n	ACT_n
DRAM_DS13_P	ACT_n	ACT_n
DRAM_DS13_N	ACT_n	ACT_n
DRAM_DS14_P	ACT_n	ACT_n
DRAM_DS14_N	ACT_n	ACT_n
DRAM_DS15_P	ACT_n	ACT_n
DRAM_DS15_N	ACT_n	ACT_n
DRAM_nVREF	VREF	VREF



NXP Microcontroller Product Group
 6501 William Cannon Drive West
 Austin, TX 78756-8589

This document contains information proprietary to NXP and shall not be used for engineering design, procurement or manufacture in whole or in part without the express written permission of NXP Semiconductors.

ICAP Classification: CP IUC: X PUB:

Designer: Frank Liu Drawing Title: **8MMINILPD4-CPU**

Drawn by: Frank Liu Page Title: **LPDDR4**









Approved: Size C Document Number: **SCH-31399 PDF: SFP-31399**

Date: Monday, January 07, 2019 Sheet 5 of 18

i.MX8M Mini IO Interface





Caution:

IO internal pull up/down is not supported in 3.3V mode, must disable the internal pull up/down via software and use external pull up/down resistors instead.
All IO pin groups are impacted except for XTAL, DDR, PCI, USB and MIPI PHY IO's.
See Errata e50080 for detailed information.



		Microcontroller Product Group 6501 William Cannon Drive West Austin, TX 78755-8550	
		This document contains information proprietary to NXP and shall not be used for engineering design, procurement or manufacture in whole or in part without the express written permission of NXP Semiconductors.	
Designer: Frank Liu		Drawing Title: 8MMINILPD4-CPU	
Drawn by: Frank Liu		Page Title: CPU IO	
Approved: <Approver>		Size C	Document Number SCH-31399 PDF: SPF-31399
Date: Monday, February 11, 2019		Sheet 6 of 18	Rev C2


i.MX8M Mini PHYs



		Microcontroller Product Group 6501 William Cannon Drive West Austin, TX 78735-8598	
This document contains information proprietary to NXP and shall not be used for engineering design, procurement or manufacture in whole or in part without the express written permission of NXP Semiconductors.			
ICAP Classification: CP:		IUO: X PUBL:	
Designer: Frank Liu	Drawing Title: 8MMINILPD4-CPU		
Drawn by: Frank Liu	Page Title: CPU PHY		
Approved: <Approver>	Size B	Document Number SCH-31399 PDF: SPF-31399	Rev C2
Date:	Monday, January 07, 2019	Sheet	7 of 13

i.MX8M Mini MISC


JTAG Debug




		Microcontroller Product Group	
		6501 William Cannon Drive West Austin, TX 78735-8598	
This document contains information proprietary to NXP and shall not be used for engineering design, procurement or manufacture in whole or in part without the express written permission of NXP Semiconductors.			
ICAP Classification:		CP:	IUO: X PUBL:
Designer: Frank Liu	Drawing Title: 8MMINILPD4-CPU		
Drawn by: Frank Liu	Page Title: CPU MISC		
Approved: <Approver>	Size A4	Document Number SCH-31399 PDF: SPF-31399	Rev C2
Date:	Monday, January 07, 2019	Sheet 8	of 13

Storage


eMMC



SDINBDG4-16G-I1




QSPI Flash



		Microcontroller Product Group 6501 William Cannon Drive West Austin, TX 78735-8598	
This document contains information proprietary to NXP and shall not be used for engineering design, procurement or manufacture in whole or in part without the express written permission of NXP Semiconductors.			
Designer: Frank Liu		ICAP Classification: CP: IUC: X PUBI:	
Drawing Title: 8MMINILPD4-CPU		Page Title: eMMC/QSPI	
Drawn by: Frank Liu		Document Number SCH-31399 PDF: SPF-31399	
Approved: <Approver>		Rev C2	
Date: Monday, February 11, 2019		Sheet 9 of 13	

2.4G/5G WIFI/BT Module



Antenna 2.4G/5G

Layout:
Route the Antenna signals as 50 ohm.

Power Sequence



		Microcontroller Product Group 6501 William Cannon Drive West Austin, TX 78735-8598	
This document contains information proprietary to NXP and shall not be used for engineering design, procurement or manufacture in whole or in part without the express written permission of NXP Semiconductors.			
Designer: Frank Liu		ICAP Classification: CP: IUC: A PUBI:	
Drawing Title: 8MMINILPD4-CPU		Page Title: WIFI/BT Module	
Drawn by: Frank Liu		Document Number SCH-31399 PDF: SPF-31399	
Approved: <Approver>		Date: Monday, January 07, 2019	
Size B		Rev C2	
Sheet 10		of 13	

Boot Mode and CFG Switch

Caution:


IO internal pull up/down is not supported in 3.3V mode, must disable the internal pull up/down via software and use external pull up/down resistors instead.
All IO pin groups are impacted except for XTAL, DDR, PCI, USB and MIPI PHY IO's.
See Errata e50080 for detailed information.

i.MX8M Mini ROM Fuse

Address	7	6	5	4	3	2	1	0	
0x470[15:8]	BOOT_CFG[15]	BOOT_CFG[14]	BOOT_CFG[13]	BOOT_CFG[12]	BOOT_CFG[11]	BOOT_CFG[10]	BOOT_CFG[9]	BOOT_CFG[8]	
0x470[15:8]	Infiniit-Loop (Debug USE only) 0 - Disable 1 - Enable	001 - SD/eSD	010 - MMC/eMMC		Port Select: 00 - USDHC1 01 - USDHC2 10 - USDHC3	Power Cycle Enable '0' - No power cycle '1' - Enabled via		SD Loopback Clock Source Sel (for SDR50 and SDR104 only) '0' - through SD pad '1' - direct	
0x470[15:8]		011 - NAND	Pages In Block: 00 - 128 01 - 64 10 - 32 11 - 256		Nand_Row_address_bytes: 00 - 3 01 - 2 10 - 4 11 - 5				
0x470[15:8]		100 - QSPI	Flash Auto Probe	FLASH_TYPE 000-Device supports 3B read by default 001-Device supports 4B read by default 010-HyperFlash 1V8 011-HyperFlash 3V3 100-MXIC Octal DDR					
0x470[15:8]		110 - SPI NOR	Port Select: 000 - eCSP11 001 - eCSP12 010 - eCSP13		SPI Addressing: 0 - 3-bytes (24-bit) 1 - 2-bytes (16-bit)				
0x470[15:8]		Others - Reserved for future use							
	BOOT_CFG[7]	BOOT_CFG[6]	BOOT_CFG[5]	BOOT_CFG[4]	BOOT_CFG[3]	BOOT_CFG[2]	BOOT_CFG[1]	BOOT_CFG[0]	
SD/eSD	0x470[7:0]	Reserved	Reserved	Bus Width: 0 - 1-bit 1 - 4-bit	Speed 000 - Normal/SDR12 001 - High/SDR25 010 - SDR50 011 - SDR104 101 - Reserved for DDR50 101 - Reserved	Reserved		Reserved	
MMC/eMMC	0x470[7:0]	Fast Boot: 0 - Regular 1 - Fast Boot	Bus Width: 000 - 1-bit 001 - 4-bit 010 - 8-bit 101 - 4-bit DDR (MMC 4.4) 110 - 8-bit DDR (MMC 4.4) Else - reserved.		Speed 00 - Normal 01 - High 10 - Reserved for HS200 11 - Reserved	USDHC IO VOLTAGE SELECTION For Normal Boot Mode 0 - 3.3V 1 - 1.8V	USDHC IO VOLTAGE SELECTION For Manufacture Mode 0 - 3.3V 1 - 1.8V		
NAND	0x470[7:0]		BT_TOGGLEMODE	BOOT_SEARCH_COUNT: 00 - 2 01 - 2 10 - 4 11 - 8	Toggle Mode 33MHz Preamble Delay, Read Latency: '000' - 16 GPMICKL cycles. '001' - 1 GPMICKL cycles. '010' - 2 GPMICKL cycles. '011' - 3 GPMICKL cycles. '100' - 4 GPMICKL cycles. '101' - 5 GPMICKL cycles. '110' - 6 GPMICKL cycles. '111' - 7 GPMICKL cycles. '1111' - 15 GPMICKL cycles.		Reserved		
FlexSPI	0x470[7:0]	HOLD TIME: 00 - 500us 01 - 1ms 10 - 3ms 11 - 10ms		FLASH Auto Probe Type	FlexSPI FLASH Dummy Cycle				
SPINOR	0x470[7:0]	CS select SPI only: 00 - CS#0 default 01 - CS#1 10 - CS#2 11 - CS#3	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	

BT_CFG Pins:

SAI1_RXD0	BOOT_CFG0
SAI1_RXD1	BOOT_CFG1
SAI1_RXD2	BOOT_CFG2
SAI1_RXD3	BOOT_CFG3
SAI1_RXD4	BOOT_CFG4
SAI1_RXD5	BOOT_CFG5
SAI1_RXD6	BOOT_CFG6
SAI1_RXD7	BOOT_CFG7
SAI1_RXD8	BOOT_CFG8
SAI1_RXD9	BOOT_CFG9
SAI1_RXD10	BOOT_CFG10
SAI1_RXD11	BOOT_CFG11
SAI1_RXD12	BOOT_CFG12
SAI1_RXD13	BOOT_CFG13
SAI1_RXD14	BOOT_CFG14
SAI1_RXD15	BOOT_CFG15



Note:


- Bootfg/SAI1 signals have internal PD before and after POR_B reset is deasserted!
- Standalone SOM board can support eMMC/SDHC3 boot, by populating R71, R72, R75, R76, R79, R95, R97!
- When using Base Board for Multi boot selection, you must keep the resistors DNP on SOM board!

Boot Mode


BOOT_MODE1	BOOT_MODE0
BOOT TYPE:	
00 Boot From Fuses	
01 Serial Downloader	
10 Internal Boot (Development)	
11 Reserved	

		Microcontroller Product Group 6501 William Cannon Drive West Austin, TX 78755-8550	
		This document contains information proprietary to NXP and shall not be used for engineering design, procurement or manufacture in whole or in part without the express written permission of NXP Semiconductors.	
Designer: Frank Liu	Drawing Title: 8MMINILPD4-CPU	ICAP Classification: CP:	IUC: X PUIB:
Drawn by: Frank Liu	Page Title: BOOT_CFG		
Approved: <Approver>	Size C	Document Number SCH-31399 PDF: SPF-31399	Rev C2
Date: Friday, January 25, 2019		Sheet 11 of 18	


SYS PMIC




Note:
 BUCK1 default output voltage is 0.8V. Software will change it to 0.85V in SPL before DDR initialization.
 BUCK5 default output voltage is 0.9V. Software will change it to 0.975V(BD71847 BUCK5 doesn't support 0.95V output) in SPL before DDR initialization.
 BUCK2 default output voltage is 0.9V. Software will change it to 0.85V for 1.2GHz operation, 0.95V for 1.6GHz, 1.0V for 1.8GHz.



GND Testpoints




Backup PWR Supply



i.MX8M Mini LPDDR4 EVK Power Sequence

SEQ	PWR/Signal	REG	MIN	TYP	MAX	Max Current(mA)
1	NVCC_SNV5_1V8	LDO1	1.62	1.8	1.98	10
2	VDD_SNV5_OV8	LDO2	0.76	0.8	0.9	10
3	RTC_RESET_B	RTC_RESET_B	--	--	--	--
4	CLK_32K_OUT	RTC_CLK	--	--	--	--
5	VDD_SOC_OV8	BUCK1	0.78/0.805	0.82/0.85	0.9	3000
6	VDD_DRAM&PU_OV9	BUCK5	0.805/0.855	0.85/0.95	0.9/1.0	3000
6	VDD_PHY_OV9	LDO4	0.855	0.9	1.0	250
7	VDD_ARM_OV9	BUCK2	0.805/0.9/0.95	0.85/0.95/1.0	0.95/1.0/1.05	3000
7	VDDA_1V8	LDO3	1.71	1.8	1.89	300
8	VDD_1V8/NVCC_1V8	BUCK7	1.65	1.8	1.95	1500
9	NVCC_DRAM_1V1	BUCK8	1.06	1.1	1.14	3000
10	VDD_3V3/NVCC_3V3	BUCK6	3	3.3	3.6	3000
10	NVCC_SD2	MUXSW	3.0/1.65	3.3/1.8	3.6/1.95	150
11	VDD_PHY_1V2	LDO6	1.14	1.2	1.26	300
12	POR_B	POR_B	--	--	--	--



Note:
 1. PWRON is used as RESET Button as default, need to configure PWRON long push as 10ms, Cold Reset, and short push detect should be disabled!
 2. WDOG_B is used as Cold Reset, external pull up is needed. On EVK, R106 is not necessary, since WDOG_B/GPIO1_1002 of CPU has internal pull up.


		Microcontroller Product Group	
		6501 William Cannon Drive West Austin, TX 78755-8550	
<small>This document contains information proprietary to NXP and shall not be used for engineering design, procurement or manufacture in whole or in part without the express written permission of NXP Semiconductors.</small>			
ICAP Classification: CP-		IUC: X PUBB	
Designer: Frank Liu	Drawing Title: 8MMINILPD4-CPU		
Drawn by: Frank Liu	Page Title: PMIC		
Approved: <Approver>	Size C	Document Number SCH-31399 PDF: SPF-31399	Rev C2
Date: Monday, February 11, 2019	Sheet 12 of 18		

B2B Connector for CPU Board


Caution:

IO internal pull up/down is not supported in 3.3V mode, must disable the internal pull up/down via software and use external pull up/down resistors instead.
All IO pin groups are impacted except for XTAL, DDR, PCI, USB and MIPI PHY IO's.
See Errata e50080 for detailed information.



Header



Receptacle



Receptacle



		Microcontroller Product Group 6501 William Cannon Drive West Austin, TX 78735-8598		
		This document contains information proprietary to NXP and shall not be used for engineering design, procurement or manufacture in whole or in part without the express written permission of NXP Semiconductors.		
Designer: Frank Liu		ICAP Classification: CP: IUC: A PUBI:		
Drawing Title: 8MMINILPD4-CPU		Page Title: SOM Interface		
Drawn by: Frank Liu		Size B Document Number SCH-31399 PDF: SPF-31399		Rev C2
Approved: <Approver>		Date: Friday, January 25, 2019		Sheet 13 of 13