

# MCIMX6UL-CM

# Schematics DevBoard

## Table of Content

Page 1	Cover
Page 2	Block Diagram
Page 3	PWR TREE
Page 4	CPU PWR
Page 5	LvDDR3
Page 6	eMMC/NAND/TF/QSPI
Page 7	CPU PERI1
Page 8	CPU PERI2
Page 9	BOOT CFG
Page 10	PWR MGR
Page 11	SO-DIMM
Page 12	NOTE
Page 13	IOMUX
Page 14	
Page 15	
Page 16	
Page 17	
Page 18	
Page 19	
Page 20	
Page 21	
Page 22	
Page 23	
Page 24	
Page 25	
Page 26	
Page 26	
Page 27	
Page 28	

## Revision History

Rev. Code	Date	By	Description
A	2015-02-28	Javen	1 Revision A release
B	2015-06-12	Javen	1 OSC issue: Add R518,R515,R513,Q501,Y503,r516,r517 2 VDD_ARM_SOC_IN voltage: Change R706 to 215K, R707 to 147K, R708 to 1.5M Change R513,R517 to DCDC_3V3 3 DDR3 write leveling issue: exchang DDR3 DRAM_DATA3 and DRAM_DATA11 4 Add R519 for backup
C	2015-07-07	Javen	1 FCC update: Add C423,C415,R413,C414,C420,C417,C421,C416,C422,C418 2 VDD_HIGH_IN power consumption update: Change R513 from 10K to 1M Change R513,R517 to DCDC_3V3
	2015-07-14	Javen	3 Add R520 for OSC vih Change R510,C505 connection for OSC backup
C1	2015-08-10	Javen	1 DNP C414 for LCD_CLK Change R520 to 499 OHM
C2	2015-10-28	Javen	1 Install: R510,R518,R516,Y501 DNP: R515,513,Q501,Y503,R517 Change: R514 from 1K to 0 OHM
C3	2016-05-09	Javen	1 Change U101 CPU part number to MCIMX6G2CVM05AA
C5	26-Jul-2016	Marek B.	New MFG_PN for U201: MT41K256M16TW-107:P MPU update to MCIMX6G2CVM05AA Title Blocks update

1. Unless Otherwise Specified:


- All resistors are in ohms, 10%, 1/8 Watt,0603
- All capacitors are in uF, 20%, 50V,0603
- All voltages are DC
- All polarized capacitors are aluminum electrolytic

2. Interrupted lines coded with the same letter or letter combinations are electrically connected.

3. Device type number is for reference only. The number varies with the manufacturer.

4. Special signal usage:
- \_B Denotes - Active-Low Signal
  - <> or [] Denotes - Vectored Signals


5. Interpret diagram in accordance with American National Standards Institute specifications, current revision, with the exception of logic block symbology.

		<b>Microcontroller Product Group</b> 6501 William Cannon Drive West Austin, TX 78735-8598	
This document contains information proprietary to NXP and shall not be used for engineering design, procurement or manufacture in whole or in part without the express written permission of NXP Semiconductors.			
ICAP Classification: CP: IUC: X PUBI:			
Designer: <-Designer>	Drawing Title: <b>MCIMX6UL-CM</b>		
Drawn by: <-DrawnBy>	Page Title: <b>Title and Rev History</b>		
Approved: <-Approver>	Size C	Document Number SCH-28617 PDF: SPF-28617	Rev C5
Date: Wednesday, September 07, 2016 Sheet 1 of 13			

# i.MX6UL EVK Block Diagram

##### Blcok Diagram Rev 1.0 #####

MPN: MCIMX6UL-BB Agile No: 28616  
MPN: MCIMX6UL-CM Agile No: 28617




ICAP Classification:	CP:	IUO: X	PUBI:
Drawing Title:	<b>MCIMX6UL-CM</b>		
Page Title:	<b>Block Diagram</b>		
Size C	Document Number	SCH-28617 PDF: SPF-28617	Rev C5
Date:	Wednesday, September 07, 2016   Sheet 2 of 13		

# i.MX6UL EVK PWR TREE

WALL Adapter: 5V/3A

# MCIMX6UL-BB



# MCIMX6UL-CM

**NXP**

ICAP Classification: CP: IVO: X PUBL:


Drawing Title: **MCIMX6UL-CM**

Page Title: **PWR TREE**

Size C Document Number SCH-28617 PDF: SPF-28617 Rev C5


Date: Wednesday, September 07, 2016 Sheet 3 of 13

# i.MX6UL PWR




ICAP Classification: CP: IVO: X PUBI:	
Drawing Title: <b>MCIMX6UL-CM</b>	
Page Title: <b>CPU PWR</b>	
Size C	Document Number SCH-28617 PDF: SPF-28617
Date: Wednesday, September 07, 2016	Sheet 4 of 13

# DDR3/LvDDR3




# eMMC Storage <4.51>


# Option 2



# NAND FLASH # Option 1




# Flash Type: MLC  
 20nm: MT29F32G08CBADBWP-12IT-D  
 25nm: MT29F32G08CBACAWP-Z:C




# Hinge Type MicroSD


# Option 3




# QSPI # Option 2




# MX6UL PERI





ICAP Classification: CP: I UO: X PUBI:			
Drawing Title: <b>MCIMX6UL-CM</b>			
Page Title: <b>CPU PERI x1</b>			
Size C	Document Number	SCH-28617 PDF: SPF-28617	Rev C5
Date: Wednesday, September 07, 2016   Sheet 7 of 13			



### i.MX6UL RESET



### i.MX6UL - CONTROL





# FUSE MAP <Default: QSPI BOOT>

TYPE	BOOT_CFG1[7]	BOOT_CFG1[6]	BOOT_CFG1[5]	BOOT_CFG1[4]	BOOT_CFG1[3]	BOOT_CFG1[2]	BOOT_CFG1[1]	BOOT_CFG1[0]
QSPI	0	0	0	1	Reserved		DDRSMP: "000": Default "001-111"	
WEIM	0	0	0	0	Memory Type: 0 - NOR Flash 1 - OneNAND	Reserved	Reserved	Reserved
Serial-ROM	0	0	1	1	Reserved	Reserved	Reserved	Reserved
SD/eSD	0	1	0	Fast Boot: 0 - Regular 1 - Fast Boot	SD/SDXC Speed 00 - Normal/SDR12 01 - High/SDR25 10 - SDR50 11 - SDR104	SD Power Cycle Enable 0 - No power cycle 1 - Enabled via USDHC_RST pad (USDHC3 & 4 only)	SD Loopback Clock Source Sel (SDR50 and SDR104 only) 0 - through SD pad 1 - direct	
MMC/eMMC	0	1	1	Fast Boot: 0 - Regular 1 - Fast Boot	SD/MMC Speed 0 - High 1 - Normal	Fast Boot Acknowledge Disable: 0 - Boot Ack Enabled 1 - Boot Ack Disabled	SD Power Cycle Enable 0 - No power cycle 1 - Enabled via USDHC_RST pad (USDHC3 & 4 only)	SD Loopback Clock Source Sel (SDR50 and SDR104 only) 0 - through SD pad 1 - direct
NAND	1	BT_TOGGLEMODE	Pages In Block: 00 - 128 01 - 64 10 - 32 11 - 256	Nand Number Of Devices: 00 - 1 01 - 2 10 - 4 11 - Reserved	Nand Row address, bytes: 00 - 3 01 - 2 10 - 4 11 - 5			

TYPE	BOOT_CFG2[7]	BOOT_CFG2[6]	BOOT_CFG2[5]	BOOT_CFG2[4]	BOOT_CFG2[3]	BOOT_CFG2[2]	BOOT_CFG2[1]	BOOT_CFG2[0]
QSPI	Reserved	HSPIFS: Half Speed Phase Selection 0 - select sampling at non-inverted clock 1 - select sampling at inverted clock	HSCLK: Half Speed Delay selection 0 - one clock delay 1 - two clock delay	SPHS: Full Speed Phase Selection 0 - select sampling at non-inverted clock 1 - select sampling at inverted clock	SDLY: Full Speed Delay selection 0 - one clock delay 1 - two clock delay	Boot Frequencies (ARM/DDR) 0 - 500 / 400 MHz 1 - 250 / 200 MHz	Reserved	Reserved
WEIM	Mixing Scheme: 00 - A/D16 01 - A+DH 10 - A+DL 11 - Reserved		OneNand Page Size: 00 - 2KB 01 - 4KB 10 - 8KB 11 - Reserved		Reserved	Boot Frequencies (ARM/DDR) 0 - 500 / 400 MHz 1 - 250 / 200 MHz	Reserved	Reserved
Serial-ROM	Reserved	Reserved	Reserved	Reserved	Reserved	Boot Frequencies (ARM/DDR) 0 - 500 / 400 MHz 1 - 250 / 200 MHz	Reserved	Reserved
SD/eSD	SD Calibration Step '00' - 1 TBD		Bus Width: 0 - 1-bit 1 - 4-bit	Port Select: 00 - eSDHC1 01 - eSDHC2 10 - Reserved 11 - Reserved	Boot Frequencies (ARM/DDR) 0 - 500 / 400 MHz 1 - 250 / 200 MHz	SD1 VOLTAGE SELECTION 0 - 3.3V 1 - 1.8V		Reserved
MMC/eMMC	Bus Width: 000 - 1-bit 001 - 4-bit 010 - 8-bit 101 - 4-bit DDR (MMC 4.4) 110 - 8-bit DDR (MMC 4.4) Else - reserved.			Port Select: 00 - eSDHC1 01 - eSDHC2 10 - Reserved 11 - Reserved	Boot Frequencies (ARM/DDR) 0 - 500 / 400 MHz 1 - 250 / 200 MHz	SD1 VOLTAGE SELECTION 0 - 3.3V 1 - 1.8V		Reserved
NAND	Toggle Mode 33MHz Preamble Delay, Read Latency: '000' - 16 GPMICLK cycles '001' - 1 GPMICLK cycles '010' - 2 GPMICLK cycles '011' - 3 GPMICLK cycles '100' - 4 GPMICLK cycles '101' - 5 GPMICLK cycles '110' - 6 GPMICLK cycles '111' - 7 GPMICLK cycles			BOOT_SEARCH_COUNT: 00 - 2 01 - 3 10 - 4 11 - 8	Boot Frequencies (ARM/DDR) 0 - 500 / 400 MHz 1 - 250 / 200 MHz	Reset Time 0 - 12ms 1 - 22ms (LBA NAND)		Reserved


TYPE	BOOT_CFG4[7]	BOOT_CFG4[6]	BOOT_CFG4[5]	BOOT_CFG4[4]	BOOT_CFG4[3]	BOOT_CFG4[2]	BOOT_CFG4[1]	BOOT_CFG4[0]
0x450	Infinet-Loop (Debug USE only) 0 - Disable 1 - Enable	EEPROM Recovery Enable '0' - Disabled '1' - Enabled	CS select (SPI only): 00 - CS#0 (default) 01 - CS#1 10 - CS#2 11 - CS#3	SPI Addressing: 0 - 2-bytes (16-bit) 1 - 3-bytes (24-bit)			Port Select: 000 - eCSP1 001 - eCSP2 010 - eCSP3 011 - eCSP4 100 - Reserved 101 - Reserved 110 - Reserved 111 - Reserved	
0x460	L2_HW_INVALIDATE_DISABLE	Reserved	FORCE_COLD_BOOT (Reflected in SBMR2)	BT_FUSE_SEL	DIR_BT_DIS	Reserved	SEC_CONFIG[1]	Reserved
0x460	Reserved (DDR3 config options)							
0x460	JTAG_SMODE[1:0]	WDG_ENABLE '0' - Disabled '1' - Enabled	SJC_DISABLE	Reserved	Reserved	Reserved	Reserved	Reserved
0x460	Reserved	Reserved	Reserved	TZASC_ENABLE	JTAG_HEO	KTE	Reserved	DLL_ENABLE 0 - Disable DLL for SD/eMMC 1 - Enable DLL for SD/eMMC
0x470	DLL Override: 0 - DLL Slave Mode for SD/eMMC 1 - DLL Override Mode for SD/eMMC	Reserved	SD2 VOLTAGE SELECTION 0 - 3.3V 1 - 1.8V	Reserved	Disable SDRAM Manufacture mode 0 - Enable 1 - Disable	L1 I-Cache DISABLE	BT_MMU_DISABLE	Override Pad Settings (using PAD_SETTINGS value)
0x470	Reserved for unexpected requirements	eMMC 4.4 - RESET TO PRE-IDLE STATE	Override HYS bit for SD/MMC pads	USDHC_PAD_PULL_DOWN 0 - no action 1 - pull down	ENABLE_EMMC_22K_PULLUP 0 - 47k pullup 1 - 22k pullup	ADD_DS_SET_GPR1_16 0 - Set 1 - Don't set	USDHC_IOMUX_SION_BIT_ENABLE 0 - Disable 1 - Enable	BLSDHC_IOMUX_SRE Enable 0 - Disable 1 - Enable
0x470	USDHC_CMD_OE_PRE_EN (SD/MMC debug)	LPB_BOOT (Core / DDR - Bus) '00' - LPB Disable '01' - 1 GPIO (def freq) '10' - Div by 2 '11' - Div by 4		BT_LPB_POLARITY (GPIO polarity)		POWER_MNG_CFG (LDO's DCDC's) (Reserved - NOT USED)		
0x470	Override NAND Pad Settings (using PAD_SETTINGS value)	MMC_DLL_DLY[6:0] Delay target for SD/eMMC DLL, it is applied to slave mode target delay or override mode target delay depends on DLL Override fuse bit value.						

## # NAND MT29F32G08CBACA

1 page = (4K + 224 bytes)  
1 block = (4K + 224 bytes) x 256 pages  
= (1024K + 56K) bytes  
1 plane = (1024K + 56K) bytes x 2048 blocks  
= 17,280Mb  
1 LUN = 17,280Mb x 2 planes  
= 34,560Mb

## Boot Configuration

BMODE[1:0]	BOOT TYPE
00	Boot From Fuses
01	Serial Downloader
10	Internal Boot (Development)
11	Reserved



**NXP**

ICAP Classification: CP: IUC: X PUBI:








Drawing Title: **MCIMX6UL-CM**

Page Title: **BOOT CFG**

Size C Document Number SCH-28617 PDF: SPF-28617 Rev C5

Date: Wednesday, September 07, 2016 Sheet 9 of 13

i.MX6UL PWR				
Power Rail	MIN	TYP	MAX	CURR
VDD_SNVS_IN	2.4	3	3.6	276uA
VDD_HIGH_IN	2.8	3	3.6	125mA
VDD_ARM_IN	0.9	1.275	1.5	400mA
VDD_SOC_IN	0.9	1.275	1.5	500mA
NVCC_DRAM	1.425	1.5	1.575	50mA
	1.283	1.35	1.45	
	1.14	1.2	1.3	
NVCC_XXX	1.65	1.8/2.5/3.3	3.6	
VDDA_ADC_3P3	3	3.3	3.6	
USB_OTG1_VBUS	4.4	5	5.25	50mA
USB_OTG2_VBUS				



ICAP Classification: CP: IVO: X PUBI:

Drawing Title: **MCIMX6UL-CM**


Page Title: **PWR MGR**

Size C Document Number SCH-28617 PDF: SPF-28617 Rev C5

Date: Wednesday, September 07, 2016 Sheet 10 of 13


# SODIMM 200

## TP for SODIMM MFG



# LCD\_RST has been used as WDOG on CPU BOARD

# Maxim DCDC\_3V3 supply current for Base Board: 1.2A



ICAP Classification: CP: I UO: X PUBI:  
 Drawing Title: **MCIMX6UL-CM**  
 Page Title: **CPU-SODIMM200**  
 Size C Document Number SCH-28617 PDF: SPF-28617 Rev C5  
 Date: Wednesday, September 07, 2016 Sheet 11 of 13

# NOTE:

All pins using ~reset as harden :

PAD	Default State	Simulation Value
UART3_TX_DATA	Output Buffer(LOW) during reset --> Output keeper + Input enable after reset done	0 in real silicon
LCD_DATA00~LCD_DATA23	100K pull down + input enable during reset --> Output keeper + Input enable after reset done ( this is boot option, we don't need change)	0 in real silicon

PAD	Default State	Signal Path	PAD Simulation Value
UART3_TX_DATA	Output Buffer(LOW) during reset --> Output keeper + Input enable after reset done	sjc.ipt_jta_active --> PAD	0 in real silicon
		(note : sjc.ipt_jta_active also connected to snvs_hp.sec_vio_in_1. This is security related, we don't plan to change it.)	ALT7

All pins using ~src.en\_system\_clk as harden :

PAD	Default State	Simulation Value
GPIO1_IO03	100K pull down + input enable during reset --> Output keeper + Input enable after reset done	0 in real silicon

PAD	Default State	Signal Path	PAD Simulation Value
GPIO1_IO03	100K pull down + input enable during reset --> Output keeper + Input enable after reset done	PAD --> ccmsrcmix. src_tester_ack	0 in real silicon
		This is the requirement of TE test	ALT7

All pins using snvs\_hp.snvs\_sec\_vio\_in\_5\_en as harden :

PAD	Default State	Simulation Value
CSI_PIXCLK	Output keeper + Input enable (snvs_sec_vio_in_5_en is 1; b0 in normal state, so harden is not triggerd in normal state). snvs_sec_vio_in_5_en is controlled by SNVS register. It can be disable or enable.	X (0 or 1 in real silicon )



