

# MCIMX6ULL-CM

## Schematics DevBoard

### Table of Content

Page 1	Cover
Page 2	Block Diagram
Page 3	PWR TREE
Page 4	CPU PWR
Page 5	LvDDR3
Page 6	eMMC/NAND/TF/QSPI
Page 7	CPU PER1
Page 8	CPU PER2
Page 9	BOOT CFG
Page 10	PWR MGR
Page 11	SO-DIMM
Page 12	NOTE
Page 13	IOMUX
Page 14	
Page 15	
Page 16	
Page 17	
Page 18	
Page 19	
Page 20	
Page 21	
Page 22	
Page 23	
Page 24	
Page 25	
Page 26	
Page 26	
Page 27	
Page 28	

### Revision History

Rev. Code	Date	By	Description
A	2016-07-22	Yizhou	Compare to i.MX 6UL EVK C3 1 Change U101 CPU part number to MCIMX6Y2DVM05AA 2 Change DDR part number to MT41K256M16TW-107:P 3 Change QSPI flash part number to MT25QL256ABA1EW9 4 Remove EVMSIM

1. Unless Otherwise Specified:

- All resistors are in ohms, 10%, 1/8 Watt,0603
- All capacitors are in uF, 20%, 50V,0603
- All voltages are DC
- All polarized capacitors are aluminum electrolytic


2. Interrupted lines coded with the same letter or letter combinations are electrically connected.

3. Device type number is for reference only. The number varies with the manufacturer.

4. Special signal usage:

- \_B Denotes - Active-Low Signal
- <> or [] Denotes - Vectored Signals

5. Interpret diagram in accordance with American National Standards Institute specifications, current revision, with the exception of logic block symbology.


		<b>Microcontroller Product Group</b>	
		6501 William Cannon Drive West Austin, TX 78735-8598	
This document contains information proprietary to NXP and shall not be used for engineering design, procurement or manufacture in whole or in part without the express written permission of NXP Semiconductors.			
Designer: -<Designer>		Drawing Title: <b>MCIMX6ULL-CM</b>	
Drawn by: -<DrawnBy>		Page Title: <b>Title and Rev History</b>	
Approved: -<Approver>	Size C	Document Number SCH-29364 PDF: SPF-29364	Rev A
Date: Wednesday, August 31, 2016		Sheet 1 of 13	

# i.MX6ULL EVK Block Diagram

##### Bloc Diagram Rev 1.0 #####

# MCIMX6ULL-BB

MPN: MCIMX6ULL-BB Agile No: 28616  
MPN: MCIMX6ULL-CM Agile No: 29364




ICAP Classification: CP: ___ IUC: X PUB: ___			
Drawing Title: <b>MCIMX6ULL-CM</b>			
Page Title: <b>Block Diagram</b>			
Size: C	Document Number: SCH-29364	PDF: SPF-29364	Rev: A
Date: Wednesday, August 31, 2016   Sheet: 2 of 13			

# i.MX6ULL EVK PWR TREE

WALL Adapter: 5V/3A

# MCIMX6ULL-BB




NXP i.MX6ULL CPU

# MCIMX6ULL-CM





ICAP Classification:		CP: _____	IUC: X PUBL: _____
Drawing Title: <b>MCIMX6ULL-CM</b>			
Page Title: <b>PWR TREE</b>			
Size C	Document Number	SCH-29364 PDF: SFF-29364	Rev A
Date:	Wednesday, August 31, 2016	Sheet	3 of 13

# i.MX6ULL PWR




ICAP Classification: CP: _____ IUC: X FUB: _____	
Drawing Title: <b>MCIMX6ULL-CM</b>	
Page Title: <b>CPU PWR</b>	
Size C	Document Number SCH-29364 PDF: SPF-29364
Date: Wednesday, August 31, 2016	Sheet 4 of 13

# DDR3/LvDDR3





# eMMC Storage <4.51>

# Option 2




# NAND FLASH # Option 1




# Option 3

# Hinge Type MicroSD















QSPI # Option 2




ICAP Classification: CP: IUC: X PUBL:   
 Drawing Title: **MCIMX6ULL-CM**   
 Page Title: **FLASH**   
 Size: Document Number: SCH-29364 PDF: SPF-29364 Rev A   
 Date: Wednesday, August 31, 2016 Sheet: 6 of 13


# MX6ULL PERI




### i.MX6ULL RESET



### JTAG Debug



### i.MX6ULL - CONTROL





# FUSE MAP

<Default: QSPI BOOT>

TYPE	BOOT_CFG1[7]	BOOT_CFG1[6]	BOOT_CFG1[5]	BOOT_CFG1[4]	BOOT_CFG1[3]	BOOT_CFG1[2]	BOOT_CFG1[1]	BOOT_CFG1[0]
QSPI	0	0	0	1	Reserved		DDRSMP: "000" - Default "001-111"	
WEIM	0	0	0	0	Memory Type: 0 - NOR Flash 1 - OneNAND	Reserved	Reserved	Reserved
Serial-ROM	0	0	1	1	Reserved	Reserved	Reserved	Reserved
SD/eSD	0	1	0		Fast Boot: 0 - Regular 1 - Fast Boot	SD/SDHC Speed: 00 - Normal/SDR12 01 - High/SDR25 10 - SDR50 11 - SDR104	SD Power Cycle Enable: 0 - No power cycle 1 - Enabled via USHC1_SDI pad (USHC3 & 4 only)	SD Loopback Clock Source: 0 - through SD pad 1 - direct
MMC/eMMC	0	1	1		Fast Boot: 0 - Regular 1 - Fast Boot	SD/MMC Speed: 0 - High 1 - Normal	Fast Boot Acknowledge Disable: 0 - Boot Ack Enabled 1 - Boot Ack Disabled	SD Loopback Clock Source: 0 - through SD pad 1 - direct
NAND	1	BT_TOGGLEMODE			Pages in Block: 00 - 128 01 - 64 10 - 32 11 - 256	Read Number Of Devices: 00 - 1 01 - 2 10 - 4 11 - Reserved	Name, Row, address, bytes: 00 - 3 01 - 2 10 - 4 11 - 5	

TYPE	BOOT_CFG2[7]	BOOT_CFG2[6]	BOOT_CFG2[5]	BOOT_CFG2[4]	BOOT_CFG2[3]	BOOT_CFG2[2]	BOOT_CFG2[1]	BOOT_CFG2[0]
QSPI	Reserved	QSPI: Half Speed Phase Selection: 0 - select sampling at non-inverted clock 1 - select sampling at inverted clock	QSPI: Full Speed Delay selection: 0 - no clock delay 1 - fractional delay	QSPI: Full Speed Phase Selection: 0 - select sampling at non-inverted clock 1 - select sampling at inverted clock	QSPI: Full Speed Delay selection: 0 - no clock delay 1 - fractional delay	Boot Frequencies (Mhz): 00 - 500 / 400 MHz 01 - 250 / 200 MHz	Reserved	Reserved
WEIM		Moving Scheme: 00 - A-D16 01 - A-D1 10 - A-DL 11 - Reserved	OnNand Page Size: 00 - 1KB 01 - 2KB 10 - 4KB 11 - Reserved			Boot Frequencies (Mhz): 00 - 500 / 400 MHz 01 - 250 / 200 MHz	Reserved	Reserved
Serial-ROM	Reserved	Reserved	Reserved	Reserved	Reserved	Boot Frequencies (Mhz): 00 - 500 / 400 MHz 01 - 250 / 200 MHz	Reserved	Reserved
SD/eSD	SD Calibration Step: 100* - 1 TBD	Bus Width: 0 - 1-bit 1 - 4-bit		Part Select: 00 - vSDHC1 01 - vSDHC2 10 - Reserved 11 - Reserved	Boot Frequencies (Mhz): 00 - 500 / 400 MHz 01 - 250 / 200 MHz	SD1 VDD VARG SELECTION: 0 - 1.8V 1 - 1.8V	Reserved	Reserved
MMC/eMMC	Bus Width: 000 - 1-bit 001 - 4-bit 010 - 8-bit 101 - 4-bit DDR (MMC 4.4) 110 - 8-bit DDR (MMC 4.4) Ebu - reserved			Part Select: 00 - vSDHC1 01 - vSDHC2 10 - Reserved 11 - Reserved	Boot Frequencies (Mhz): 00 - 500 / 400 MHz 01 - 250 / 200 MHz	SD1 VDD VARG SELECTION: 0 - 1.8V 1 - 1.8V	Reserved	Reserved
NAND	Toggle Mode: 0 - 1MHz Preamble Delay, Read Latency 000 - 1x eSPRAC2 cycles 001 - 2x eSPRAC2 cycles 010 - 3x eSPRAC2 cycles 011 - 4x eSPRAC2 cycles 100 - 4x eSPRAC2 cycles 101 - 5x eSPRAC2 cycles 110 - 6x eSPRAC2 cycles 111 - 7x eSPRAC2 cycles			BOOT_START_COUNT: 00 - 2 01 - 2 10 - 4 11 - 4	Boot Frequencies (Mhz): 00 - 500 / 400 MHz 01 - 250 / 200 MHz	Reset Time: 00 - 11ms 01 - 22ms (DMA Normal) 10 - 44ms 11 - 88ms	Reserved	Reserved


TYPE	BOOT_CFG4[7]	BOOT_CFG4[6]	BOOT_CFG4[5]	BOOT_CFG4[4]	BOOT_CFG4[3]	BOOT_CFG4[2]	BOOT_CFG4[1]	BOOT_CFG4[0]
0x450	Infinite-Loop (Debug USE only) 0 - Disable 1 - Enable	EEPROM Recovery Enable 0 - Disabled 1 - Enabled	CS select (SPI only): 00 - CS#0 (default) 01 - CS#1 10 - CS#2 11 - CS#3	SPI Addressing: 0 - 2-bytes (16-bit) 1 - 3-bytes (24-bit)	Part Select: 000 - eCS#1 001 - eCS#2 010 - eCS#3 011 - eCS#4 100 - Reserved 101 - Reserved 110 - Reserved 111 - Reserved			
0x460	L2_HW_INVALIDATE_DISABLE	Reserved	FORCE_COLD_BOOT (Reflected in SBMR2)	BT_FUSE_SEL	DIR_BT_DIS	Reserved	SEC_CONFIG[1]	Reserved
0x460	Reserved (DDR3 config options)							
0x460	JTAG_SMODE[1:0]	WDG_ENABLE 0 - Disabled 1 - Enabled	SJC_DISABLE	Reserved	Reserved	Reserved	Reserved	Reserved
0x460	Reserved	Reserved	Reserved	TZASC_ENABLE	JTAG_HEO	KTE	Reserved	DLL_ENABLE 0 - Disable DLL for SD/eMMC 1 - Enable DLL for SD/eMMC
0x470	DLL Override: 0 - DLL Slave Mode for SD/eMMC 1 - DLL Override Mode for SD/eMMC	Reserved	SD2 VOLTAGE SELECTION 0 - 3.3V 1 - 1.8V	Reserved	Disable SDMMC Manufacture mode 0 - Enable 1 - Disable	L1 I-Cache DISABLE	BT_MMU_DISABLE	Override Pad Settings (using PAD_SETTINGS value)
0x470	Reserved for unexpected requirements	eMMC 4.4 - RESET TO PRE-IDLE STATE	Override HYS bit for SD/MMC pads	USHC_PAD_PULL_DOWN 0 - no action 1 - pull down	ENABLE_EMMC_22K_PULLUP 0 - 47k pullup 1 - 22k pullup	ADD_DS_DET_GRP1_16 0 - Set 1 - Don't set	USHC1_IOMUX_SION_BIT_ENABLE 0 - Disable 1 - Enable	USHC3_IOMUX_SRE Enable 0 - Disable 1 - Enable
0x470	USHC_CMD_OE_PRES_EN (SD/MMC debug)	LPB_ROOT (Core / DDR - Bus) 100 - LPB Disable 010 - 1 GHz (all freq) 101 - Div by 2 110 - Div by 4		BT_LPB_POLARITY (GPIO polarity)		POWER_MNG_CFG (LDO's CDC's) (Reserved - NOT USED)		
0x470	Override NAND Pad Settings (using PAD_SETTINGS value)	MMC_DLL_DLY[6:0] Delay target for SD/eMMC DLL, It is applied to slave mode target delay or override mode target delay depends on DLL Override fuse bit value.						

## # NAND MT29F32G08CBACA



1 page = (4K + 224 bytes)  
 1 block = (4K + 224) bytes x 256 pages  
 = (1024K + 56K) bytes  
 1 plane = (1024K + 56K) bytes x 2048 blocks  
 = 17.280Mb  
 1 LUN = 17.280Mb x 2 planes  
 = 34.560Mb

## Boot Configuration


BMODE[1:0]	BOOT TYPE
00	Boot From Fuses
01	Serial Downloader
10	Internal Boot (Development)
11	Reserved




i.MX6ULL PWR				
Power Rail	MIN	TYP	MAX	CURR
VDD_SNVS_IN	2.4	3	3.6	276mA
VDD_HIGH_IN	2.8	3	3.6	125mA
VDD_ARM_IN	0.9	1.275	1.5	400mA
VDD_SOC_IN	0.9	1.275	1.5	500mA
NVCC_DRAM	1.425	1.5	1.575	50mA
	1.283	1.35	1.45	
	1.14	1.2	1.3	
NVCC_XXX	1.65	1.8/2.5/3.3	3.6	
VDDA_ADC_3P3	1.45	1.8/2.5/3.3	3.6	
USB_OTG1_VBUS	4.4	5	5.25	50mA
USB_OTG2_VBUS				




### SNVS




### VDDHIGH / NVCC\_XXX




### ADC High PSRR




### 1.8V PWR



### LvDDR3



### NVCC\_SD <SD3.0>



**NXP**

ICAP Classification: CP: IUC: X: PUB: \_\_\_\_\_


Drawing Title: **MCIMX6ULL-CM**

Page Title: **PWR MGR**


Size: C Document Number: SCH-29384 PDF: SFF-29384 Rev: A

Date: Wednesday, August 31, 2016 Sheet: 10 of 13

TP for SODIMM MFG



# SODIMM 200



# Maxim DCDC\_3V3 supply current for Base Board: 1.2A

ICAP Classification: CP: IUC: X: PUB:   
 Drawing Title: **MCIMX6ULL-CM**   
 Page Title: **CPU-SODIMM200**   
 Size C Document Number SCH-29384 PDF: SFF-29384 Rev A   
 Date: Wednesday, August 31, 2016 Sheet 11 of 13

# NOTE:

All pins using ~reset as harden :

PAD	Default State	Simulation Value
UART3_TX_DATA	Output Buffer(LOW) during reset --> Output keeper + Input enable after reset done	0 in real silicon
LCD_DATA00~LCD_DATA23	100K pull down + input enable during reset --> Output keeper + Input enable after reset done ( this is boot option, we don't need change)	0 in real silicon

PAD	Default State	Signal Path	PAD Simulation Value
UART3_TX_DATA	Output Buffer(LOW) during reset --> Output keeper + Input enable after reset done	sjc.ipt_jta_active --> PAD	0 in real silicon
		(note : sjc.ipt_jta_active also connected to snvs_hp.sec_vio_in_1. This is security related, we don't plan to change it.)	ALT7

All pins using ~src.en\_system\_clk as harden :

PAD	Default State	Simulation Value
GPIO1_IO03	100K pull down + input enable during reset --> Output keeper + Input enable after reset done	0 in real silicon

PAD	Default State	Signal Path	PAD Simulation Value
GPIO1_IO03	100K pull down + input enable during reset --> Output keeper + Input enable after reset done	PAD --> ccmsrcmix. src_tester_ack	0 in real silicon
		This is the requirement of TE test	ALT7

All pins using snvs\_hp.snvs\_sec\_vio\_in\_5\_en as harden :

PAD	Default State	Simulation Value
CSI_PIXCLK	Output keeper + Input enable (snvs_sec_vio_in_5_en is 1'b0 in normal state, so harden is not triggerd in normal state). snvs_sec_vio_in_5_en is controlled by SNVS register. It can be disable or enable.	X (0 or 1 in real silicon )



# i.MX6ULL IOMUX

NAME	Default	ALTO	ALTI	AL23	AL3	AL4	AL5	AL6	AL7	AL8	AL9	PAD/DFU
TEST_MODE	tcu_TEST_MODE	tcu_TEST_MODE	tcu_TEST_MODE									100K_PD
POR_B	src_POR_B	src_POR_B	src_POR_B									100K_PU
SNVS_PMIC_ON_REQ	snvs_ip_wrapper_SNV5_WAKEUP_ALARM	snvs_ip_wrapper_SNV5_WAKEUP_ALARM	snvs_ip_wrapper_PMIC_ON_REQ									100K_PU
BOOT_MODE0	src_BOOT_MODE[0]	src_BOOT_MODE[0]	src_BOOT_MODE[0]									100K_PU
SNVS_TAMPER0	snvs_ip_wrapper_SNV5_T01	snvs_ip_wrapper_SNV5_T01	snvs_ip_wrapper_TAMPER[0]									100K_PU
SNVS_TAMPER1	snvs_ip_wrapper_SNV5_T01	snvs_ip_wrapper_SNV5_T01	snvs_ip_wrapper_TAMPER[1]									100K_PU
SNVS_TAMPER2	snvs_ip_wrapper_SNV5_T01	snvs_ip_wrapper_SNV5_T01	snvs_ip_wrapper_TAMPER[2]									100K_PU
SNVS_TAMPER3	snvs_ip_wrapper_SNV5_T01	snvs_ip_wrapper_SNV5_T01	snvs_ip_wrapper_TAMPER[3]									100K_PU
SNVS_TAMPER4	snvs_ip_wrapper_SNV5_T01	snvs_ip_wrapper_SNV5_T01	snvs_ip_wrapper_TAMPER[4]									100K_PU
SNVS_TAMPER5	snvs_ip_wrapper_SNV5_T01	snvs_ip_wrapper_SNV5_T01	snvs_ip_wrapper_TAMPER[5]									100K_PU
SNVS_TAMPER6	snvs_ip_wrapper_SNV5_T01	snvs_ip_wrapper_SNV5_T01	snvs_ip_wrapper_TAMPER[6]									100K_PU
SNVS_TAMPER7	snvs_ip_wrapper_SNV5_T01	snvs_ip_wrapper_SNV5_T01	snvs_ip_wrapper_TAMPER[7]									100K_PU
SNVS_TAMPER8	snvs_ip_wrapper_SNV5_T01	snvs_ip_wrapper_SNV5_T01	snvs_ip_wrapper_TAMPER[8]									100K_PU
SNVS_TAMPER9	snvs_ip_wrapper_SNV5_T01	snvs_ip_wrapper_SNV5_T01	snvs_ip_wrapper_TAMPER[9]									100K_PU
IFAG_MOD	src_IFAG_MOD	src_IFAG_MOD	src_IFAG_MOD									47K_PU
IFAG_TMS	src_TMS	src_TMS	src_TMS									47K_PU
IFAG_TDO	src_TDO	src_TDO	src_TDO									47K_PU
IFAG_TDI	src_TDI	src_TDI	src_TDI									47K_PU
IFAG_TCK	src_TCK	src_TCK	src_TCK									47K_PU
IFAG_TRST_B	src_TRSTB	src_TRSTB	src_TRSTB									47K_PU
GP101_I000	gp101_I000	gp101_I000	gp101_I000									100K_PU
GP101_I001	gp101_I001	gp101_I001	gp101_I001									100K_PU
GP101_I002	gp101_I002	gp101_I002	gp101_I002									100K_PU
GP101_I003	gp101_I003	gp101_I003	gp101_I003									100K_PU
GP101_I004	gp101_I004	gp101_I004	gp101_I004									100K_PU
GP101_I005	gp101_I005	gp101_I005	gp101_I005									100K_PU
GP101_I006	gp101_I006	gp101_I006	gp101_I006									100K_PU
GP101_I007	gp101_I007	gp101_I007	gp101_I007									100K_PU
GP101_I008	gp101_I008	gp101_I008	gp101_I008									100K_PU
GP101_I009	gp101_I009	gp101_I009	gp101_I009									100K_PU
GP101_I010	gp101_I010	gp101_I010	gp101_I010									100K_PU
GP101_I011	gp101_I011	gp101_I011	gp101_I011									100K_PU
GP101_I012	gp101_I012	gp101_I012	gp101_I012									100K_PU
GP101_I013	gp101_I013	gp101_I013	gp101_I013									100K_PU
GP101_I014	gp101_I014	gp101_I014	gp101_I014									100K_PU
GP101_I015	gp101_I015	gp101_I015	gp101_I015									100K_PU
GP101_I016	gp101_I016	gp101_I016	gp101_I016									100K_PU
GP101_I017	gp101_I017	gp101_I017	gp101_I017									100K_PU
GP101_I018	gp101_I018	gp101_I018	gp101_I018									100K_PU
GP101_I019	gp101_I019	gp101_I019	gp101_I019									100K_PU
GP101_I020	gp101_I020	gp101_I020	gp101_I020									100K_PU
GP101_I021	gp101_I021	gp101_I021	gp101_I021									100K_PU
GP101_I022	gp101_I022	gp101_I022	gp101_I022									100K_PU
GP101_I023	gp101_I023	gp101_I023	gp101_I023									100K_PU
GP101_I024	gp101_I024	gp101_I024	gp101_I024									100K_PU
GP101_I025	gp101_I025	gp101_I025	gp101_I025									100K_PU
GP101_I026	gp101_I026	gp101_I026	gp101_I026									100K_PU
GP101_I027	gp101_I027	gp101_I027	gp101_I027									100K_PU
GP101_I028	gp101_I028	gp101_I028	gp101_I028									100K_PU
GP101_I029	gp101_I029	gp101_I029	gp101_I029									100K_PU
GP101_I030	gp101_I030	gp101_I030	gp101_I030									100K_PU
GP101_I031	gp101_I031	gp101_I031	gp101_I031									100K_PU
ENET1_RXD0	enet1_RXD[0]	enet1_RXD[0]	enet1_RXD[0]									100K_PU
ENET1_RXD1	enet1_RXD[1]	enet1_RXD[1]	enet1_RXD[1]									100K_PU
ENET1_RXD2	enet1_RXD[2]	enet1_RXD[2]	enet1_RXD[2]									100K_PU
ENET1_RXD3	enet1_RXD[3]	enet1_RXD[3]	enet1_RXD[3]									100K_PU
ENET1_RXD4	enet1_RXD[4]	enet1_RXD[4]	enet1_RXD[4]									100K_PU
ENET1_RXD5	enet1_RXD[5]	enet1_RXD[5]	enet1_RXD[5]									100K_PU
ENET1_RXD6	enet1_RXD[6]	enet1_RXD[6]	enet1_RXD[6]									100K_PU
ENET1_RXD7	enet1_RXD[7]	enet1_RXD[7]	enet1_RXD[7]									100K_PU
ENET1_RXD8	enet1_RXD[8]	enet1_RXD[8]	enet1_RXD[8]									100K_PU
ENET1_RXD9	enet1_RXD[9]	enet1_RXD[9]	enet1_RXD[9]									100K_PU
ENET1_RXD10	enet1_RXD[10]	enet1_RXD[10]	enet1_RXD[10]									100K_PU
ENET1_RXD11	enet1_RXD[11]	enet1_RXD[11]	enet1_RXD[11]									100K_PU
ENET1_RXD12	enet1_RXD[12]	enet1_RXD[12]	enet1_RXD[12]									100K_PU
ENET1_RXD13	enet1_RXD[13]	enet1_RXD[13]	enet1_RXD[13]									100K_PU
ENET1_RXD14	enet1_RXD[14]	enet1_RXD[14]	enet1_RXD[14]									100K_PU
ENET1_RXD15	enet1_RXD[15]	enet1_RXD[15]	enet1_RXD[15]									100K_PU
ENET1_RXD16	enet1_RXD[16]	enet1_RXD[16]	enet1_RXD[16]									100K_PU
ENET1_RXD17	enet1_RXD[17]	enet1_RXD[17]	enet1_RXD[17]									100K_PU
ENET1_RXD18	enet1_RXD[18]	enet1_RXD[18]	enet1_RXD[18]									100K_PU
ENET1_RXD19	enet1_RXD[19]	enet1_RXD[19]	enet1_RXD[19]									100K_PU
ENET1_RXD20	enet1_RXD[20]	enet1_RXD[20]	enet1_RXD[20]									100K_PU
ENET1_RXD21	enet1_RXD[21]	enet1_RXD[21]	enet1_RXD[21]									100K_PU
ENET1_RXD22	enet1_RXD[22]	enet1_RXD[22]	enet1_RXD[22]									100K_PU
ENET1_RXD23	enet1_RXD[23]	enet1_RXD[23]	enet1_RXD[23]									100K_PU
ENET1_RXD24	enet1_RXD[24]	enet1_RXD[24]	enet1_RXD[24]									100K_PU
ENET1_RXD25	enet1_RXD[25]	enet1_RXD[25]	enet1_RXD[25]									100K_PU
ENET1_RXD26	enet1_RXD[26]	enet1_RXD[26]	enet1_RXD[26]									100K_PU
ENET1_RXD27	enet1_RXD[27]	enet1_RXD[27]	enet1_RXD[27]									100K_PU
ENET1_RXD28	enet1_RXD[28]	enet1_RXD[28]	enet1_RXD[28]									100K_PU
ENET1_RXD29	enet1_RXD[29]	enet1_RXD[29]	enet1_RXD[29]									100K_PU
ENET1_RXD30	enet1_RXD[30]	enet1_RXD[30]	enet1_RXD[30]									100K_PU
ENET1_RXD31	enet1_RXD[31]	enet1_RXD[31]	enet1_RXD[31]									100K_PU
ENET1_RXD32	enet1_RXD[32]	enet1_RXD[32]	enet1_RXD[32]									100K_PU
ENET1_RXD33	enet1_RXD[33]	enet1_RXD[33]	enet1_RXD[33]									100K_PU
ENET1_RXD34	enet1_RXD[34]	enet1_RXD[34]	enet1_RXD[34]									100K_PU
ENET1_RXD35	enet1_RXD[35]	enet1_RXD[35]	enet1_RXD[35]									100K_PU
ENET1_RXD36	enet1_RXD[36]	enet1_RXD[36]	enet1_RXD[36]									100K_PU
ENET1_RXD37	enet1_RXD[37]	enet1_RXD[37]	enet1_RXD[37]									100K_PU
ENET1_RXD38	enet1_RXD[38]	enet1_RXD[38]	enet1_RXD[38]									100K_PU
ENET1_RXD39	enet1_RXD[39]	enet1_RXD[39]	enet1_RXD[39]									100K_PU
ENET1_RXD40	enet1_RXD[40]	enet1_RXD[40]	enet1_RXD[40]									100K_PU
ENET1_RXD41	enet1_RXD[41]	enet1_RXD[41]	enet1_RXD[41]									100K_PU
ENET1_RXD42	enet1_RXD[42]	enet1_RXD[42]	enet1_RXD[42]									100K_PU
ENET1_RXD43	enet1_RXD[43]	enet1_RXD[43]	enet1_RXD[43]									100K_PU
ENET1_RXD44	enet1_RXD[44]	enet1_RXD[44]	enet1_RXD[44]									100K_PU
ENET1_RXD45	enet1_RXD[45]	enet1_RXD[45]	enet1_RXD[45]									100K_PU
ENET1_RXD46	enet1_RXD[46]	enet1_RXD[46]	enet1_RXD[46]									100K_PU
ENET1_RXD47	enet1_RXD[47]	enet1_RXD[47]	enet1_RXD[47]									100K_PU
ENET1_RXD48	enet1_RXD[48]	enet1_RXD[48]	enet1_RXD[48]									100K_PU
ENET1_RXD49	enet1_RXD[49]	enet1_RXD[49]	enet1_RXD[49]									100K_PU
ENET1_RXD50	enet1_RXD[50]	enet1_RXD[50]	enet1_RXD[50]									100K_PU
ENET1_RXD51	enet1_RXD[51]	enet1_RXD[51]	enet1_RXD[51]									100K_PU
ENET1_RXD52	enet1_RXD[52]	enet1_RXD[52]	enet1_RXD[52]									100K_PU
ENET1_RXD53	enet1_RXD[53]	enet1_RXD[53]	enet1_RXD[53]									100K_PU
ENET1_RXD54	enet1_RXD[54]	enet1_RXD[54]	enet1_RXD[54]									100K_PU
ENET1_RXD55	enet1_RXD[55]	enet1_RXD[55]	enet1_RXD[55]									100K_PU
ENET1_RXD56	enet1_RXD[56]	enet1_RXD[56]	enet1_RXD[56]									100K_PU
ENET1_RXD57	enet1_RXD[57]	enet1_RXD[57]	enet1_RX									