

## i.MX 6 DDR Stress Tester Release Notes

### 1 Overview

- This document contains important information about the package contents, supported features, and known issues/limitations.

#### Contents

1	Overview .....	1
2	Release Contents .....	2
3	Basic Features .....	2
4	Known issues .....	3
5	Defect Fixes .....	3

## 2 Release Contents

This release package consists of the following package file:

- DDR\_Stress\_Tester\_V1.0.2.zip

Table 1 shows the files available in DDR\_Stress\_Tester\_V1.0.2.zip.

**Table 1. DDR\_Stress\_Tester\_V1.0.2.zip**

File/Folder	Description
Binary\DDR_Stress_Tester.exe	Executable file which runs on PC host to download the test image to the target board.
Binary\ddr-stress-test-mx6dl.bin	Test image which runs on i.MX6DL or i.MX6S board and do the DDR calibration and stress test.
Binary\ddr-stress-test-mx6dq.bin	Test image which runs on i.MX6Q or i.MX6D board and do the DDR calibration and stress test.
Binary\ddr-stress-test-mx6sl.bin	Test image which runs on i.MX6SL board and do the DDR calibration and stress test.
Binary\scripts\MX6_series_boards	This folder contains the DDR initialization scripts which are for FSL reference boards
Documentation	This folder contains the following document: <ul style="list-style-type: none"><li>• i.MX6_DDR_Stress_Tester_V1.0.2_Release_Notes</li><li>• i.MX6_DDR_Stress_Tester_V1.0.2_User_Guide</li></ul>

## 3 Basic Features

The following are the features supported:

- Support i.MX6Q, i.MX6D, i.MX6DL, iMX6S, and i.MX6SL DDR calibration.
- Support DDR3 write leveling, DQS gating, Read/Write Delay auto-calibration.
- Support LPDDR2 Read/Write Delay auto-calibration.
- Support 16 bits, 32 bits, and 64 bits data bus.
- Support fixed-mapping 2-channel LPDDR2.
- Support DDR stress test between the frequency 135MHz and 672 MHz

---

## 4 Know issues

The following features are not supported in the current release:

- 4KB interleaving mode 2-channel LPDDR2.

## 5 Defect Fixes

The following are the main defect fixes:

- BYTE 3 calibration result is not accurate for 64 bits data bus.

**How to Reach Us:**

**Home Page:**

[www.freescale.com](http://www.freescale.com)

**Web Support:**

[www.freescale.com/support](http://www.freescale.com/support)

Information in this document is provided solely to enable system and software implementers to use Freescale products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits based on the information in this document.

Freescale reserves the right to make changes without further notice to any products herein. Freescale makes no warranty, representation, or guarantee regarding the suitability of its products for any particular purpose, nor does Freescale assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters that may be provided in Freescale data sheets and/or specifications can and do vary in different applications, and actual performance may vary over time. All operating parameters, including "typicals," must be validated for each customer application by customer's technical experts. Freescale does not convey any license under its patent rights nor the rights of others. Freescale sells products pursuant to standard terms and conditions of sale, which can be found at the following address: [freescale.com/SalesTermsandConditions](http://freescale.com/SalesTermsandConditions).

Freescale and the Freescale logo are trademarks of Freescale Semiconductor, Inc., Reg. U.S. Pat. & Tm. Off. All other product or service names are the property of their respective owners. ARM is the registered trademark of ARM Limited. ARM9 is a trademark of ARM Limited.

© 2013 Freescale Semiconductor, Inc. All rights reserved.

