

DRAM Controller Optimization for i.MX Applications Processors AMF-ACC-T1661

Lydia Ziegler | Field Application Engineer SEPT. 2015



External Use



Overview

- This presentation is covering the tools used by the Freescale engineers to optimize and debug DRAM interface on i.MX
 - This is not a deep dive in to various i.MX DRAM controller designs
 - This is not a training on various DRAM technologies
 - Please refer to the JEDEC specs
- These tools are available for use by our customers through the assigned Freescale FAE's.
- New Information:
 - The Processor Expert tool will not be modified to perform the DDR Stress calibration routines and the actual stress testing.
 - Only the "unsupported" tools will be available.





Agenda

- Board bring-up: where DRAM bring-up fits in
 - Introduce the tools used for DRAM bring-up
- DDR3 Script Aid/DRAM Register Programming Aid
 - Introduction/Overview
 - Walkthrough
- DRAM Stress Test
 - Introduction/Overview
 - How to run; deep dive into sub-tests
- DRAM Calibration Overview
- Board Design Considerations





Checklist Item	Details	owner	Findings & Status
The following items need to be completed serially			
Visual Inspection	Check major components to make sure nothing has been misplaced or rotated before applying power.		}
Verify all SoC voltage rails	Confirm that the voltages match to what is required in the data sheet. Be sure to check voltages not only at the voltage source, but also as close to the SoC as possible, like on a bypass capacitor. This will reveal any IR drops on the board which will later cause issues. Ideally all of the SoC voltage rails should be checked, but noteworthy voltages include those that power the core, internal logic, boot devices, and DRAM (which is often overlooked).		
Verify power up sequence	Verify that Power On Reset (POR) is de-asserted (high) after all power rails have come up and are stable. Refer to the SoC data sheet for details on power up sequencing. This is an important if not overlooked process as many complex processors may be very sensitive to the proper power up sequencing.		
Measure/probe input clocks (32kHz, 24MHz, others)	Without a properly running clock, the SoC will not function properly. Look for jitter and noise.		
JTAG connectivity (RV-ICE, Lauterbach, Macraigor, etc)	This is one of the most fundamental and basic access points to the SoC to allow the debug and execution of low level code.		
Access internal RAM	Verify basic operation of the SoC in system. The on chip internal RAM starts at an address defined in the reference manual (normally in the Memory Map chapter) and includes the density of the on chip RAM. A basic test would simply be to perform a write-read-verify to the internal RAM via a JTAG debugger. No software initialization should be necessary to access internal RAM.		
Run basic DDR initialization and test memory	Assuming the use of a JTAG debugger, run the DDR initialization and open a debugger memory window pointing to the DDR memory map starting address. Try writing a few words and verify if they can be read correctly. If not, re-check the DDR initialization sequence and if the DDR has been correctly soldered onto the board. It is also recommended to re-check the schematic to ensure the DDR memory has been connected to the SoC correctly. In some cases, a DRAM calibration routine may need to be executed, see next row.		
Run DRAM Stress test (some SoC's include a DRAM calibration routine)	A unit test that focuses on the robustness of the DRAM interface. Downloaded through JTAG debugger into internal RAM. Some SoC's DRAM stress test, like MX6Q, includes option to run DRAM calibration.		
The following items may be worked on in parallel with other bring up tasks			
Verify CLKO outputs (measure and verify default clock frequencies for desired clock output options); this assumes that the board design supports probing of the CLKO pin.	This ensures that the corresponding clock is working and that the PLLs are working. This step does require some chip initialization, for example via the JTAG debugger, to properly set up the IOMUX to output CLKO and to set up the Clock Control Module to output the desired clock. Refer to the External Signals and Pin Multiplexing, CCM, and IOMUX sections of the SoC's reference manual for further details.		
Measure boot mode frequencies (set the boot mode switch for each boot mode and measure the following, depending on what is available in the system): - NAND (probe CE to verify boot, measure RE frequency) - SPI-NOR (probe slave select and measure clock freq) - MMC/SD (measure clock freq)	This verifies connectivity (at least for a few signals) between the SoC and boot device and that the boot mode signals are properly set.		
Run other unit tests	Once the DRAM interface has been verified as stable, the next step is to run other stand-alone unit tests to ensure the robustness of other peripherals and external components.		



Tools for DRAM Bring-up and Debug

DRAM Register Programming aid

Assuming the use of a JTAG debugger, run the **DDR**initialization and open a debugger memory window pointing to
the DDR memory map starting address. Try writing a few words
and verify if they can be read correctly. If not, re-check the

DDR initialization sequence and if the DDR has been correctly
soldered onto the board. It is also recommended to re-check the
schematic to ensure the DDR memory has been connected to the
SoC correctly. In some cases, a DRAM calibration routine may
need to be executed, see next row.

interface. Downloaded through JTAG debugger into internal RAM. Some SoC's **DRAM stress test**, like MX6Q, includes option to run DRAM calibration.

A unit test that focuses on the robustness of the DRAM

DRAM Stress Test



DRAM calibration routine)

Run DRAM Stress test (some SoC's include a



Agenda

- Board bring-up: where DRAM bring-up fits in
 - Introduce the tools used for DRAM bring-up
- DDR3 Script Aid/DRAM Register Programming Aid
 - Introduction/Overview
 - Walkthrough
- DRAM Stress Test
 - Introduction/Overview
 - How to run; deep dive into sub-tests
- DRAM Calibration Overview
- Board Design Considerations





DDR3 Script Aid – Intro

- Tool to help create DRAM init scripts for specific memory types
 - Mainly used to help program JEDEC timing parameters
 - tRCD, tRC, tRFC, etc...
 - and for different DRAM parameters like rows, cols, and chip selects
 - Excel spread sheet based, transparent, ease-of-use
 - "Automatically" creates RVD init script (.inc or .ds file)
 - Easy to convert RVD to Lauterbach script format.





DDR3 Script Aid – Intro

(Continued)

- Based on scripts provided by design/validation
- Anyone can use it, change it, fix it, etc...
- Each Programming Aid tool based on DRAM tech (DDR3, DDR2, LPDDR2, etc)
- What's been created to date:
 - MX7D: DDR3, LPDDR3
 - MX6DQ: DDR3, LPDDR2; MX6DL: DDR3,LPDDR2; MX6SL: DDR3,LPDDR2; MX6SX: DDR3, LPDDR2
 - MX50: mDDR, LPDDR2, DDR2
 - MX28: mDDR, DDR2





DDR3 Script Aid – Intro


(Continued)

- Originated due to Denali controller on MX28 and MX50
 - Denali controller complex, many registers to program
 - Required use of Denali-specific tools available only to factory engineers (due to Denali license); burden on factory support
 - Register programming aid offers more visibility on how the DRAM controller is being programmed
- Register programming aid tool concept carried over to i.MX FIL base controllers, starting with MX53 and MX6 series
- Tools are available to customers through assigned FAE's and the Community https://community.freescale.com/docs/DOC- 236354





 There is a different Script Aid for each DRAM variety. For this training, we will focus on DDR3.



(Continued)

- Step 1: Obtain the desired DRAM data sheet from the DRAM vendor.
- Step 2: Update the Device Information table to include the DRAM information

Register Configuration / RealView .inc / Readme DS-5.ds Calibration

Device Information		
Manufacturer:	Micron	
Memory part number:	MT41K128M16JT-125	
Memory type:	DDR3-1600	
DRAM density (Gb)	2	
DRAM Bus Width	16	
Number of Banks	8	
Number of ROW Addresses	14	
Number of COLUMN Addresses	10	
Page Size (K)	2	
Self-Refresh Temperature (SRT)	Normal	
tRCD=tRP=CL (ns)	13.75	
tRC Min (ns)	48.75	
tRAS Min (ns)	35	

This information calculates the timing information required for the "RealView .inc "and "DS-5.ds" tabs.





(Continued)


Step 2 continued:

Manufacturer: Type chip vendor name in the row Memory part number: Type full part number of chip Memory Type: Select chip type in the list of this row

Example Part Number:

Memory type:	DDR3-1600 -
DRAM density (Gb)	DDR3-800
DRAM Bus Width	DDR3-1066 DDR3-1333
Number of Flanks	DDR3-1600

Device Information Manufacturer Micron Memory part number MT41K128M16JT-125 Memory type DDR3-1600 DRAM density (Gb) DRAM Bus Width 16 Number of Banks Number of ROW Addresses 14 10 Number of COLUMN Addresses Page Size (K) Self-Refresh Temperature (SRT) Normal tRCD=tRP=CL (ns) 13:75 48.75 tRC Min (ns) tRAS Min (ns)



MT41K256M8DA-125:K



(Continued)

Step 2 continued:

DRAM density (Gb): Select density of each chip

DRAM density (Gb)	2	-
DRAM Bus Width	1	
Number of Banks	4	
Number of ROW Addresses	8	

DRAM Bus Width: Select bus width of each chip

DRAM Bus Width	16	~
Number of Banks	4	•
Number of ROW Addresses	16	

Device Information		
Manufacturer	Micron	
Memory part number:	MT41K128M16JT-125	
Memory type	DDR3-1600	
DRAM density (Gb)	2	
DRAM Bus Width	16	
Number of Banks	8	
Number of ROW Addresses	14	
Number of COLUMN Addresses	10	
Page Size (K)	2	
Self-Refresh Temperature (SRT)	Normal	
tRCD=tRP=CL (ns)	13.76	
tRC Min (ns)	48.75	
tRAS Min (ns)	35	

Number of Banks: Type band numbers of chip in this row MT41K128M16JT-125 Datasheet shows 16Mx16x8banks

Number of Banks	8
-----------------	---

DDR3L SDRAM

MT41K512M4 - 64 Meg x 4 x 8 banks MT41K256M8 - 32 Meg x 8 x 8 banks MT41K128M16 - 16 Meg x 16 x 8 banks





(Continued)

• Step 2 continued:

Number of ROWs: Select number of Rows

Number of COLUMNs: Select number of Columns

MT41K128M16JT-125 Datasheet shows below info.

Parameter	128 Meg x 16	
Configuration	16 Meg x 16 x 8 banks	
Refresh count	8K	
Row address	16K A[13:0]	
Bank address	8 BA[2:0]	
Column address	1K A[9:0]	

Number of ROW Addresses	14 🔻
Number of COLUMN Addresses	11
Page Size (K)	12 13
Self-Refresh Temperature (SRT)	14 15
tRCD=tRP=CL (ns)	16

Number of COLUMN Addresses	10
Page Size (K)	9
Self-Refresh Temperature (SRT)	10 11
tRCD=tRP=CL (ns)	12

Device Information		
Manufacturer	Micron	
Memory part number.	MT41K128M16JT-125	
Memory type	DDR3-1600	
DRAM density (Gb)	2	
DRAM Bus Width	16	
Number of Banks	8	
Number of ROW Addresses	14	
Number of COLUMN Addresses	10	
Page Size (K)	2	
Self-Refresh Temperature (SRT)	Normal	
tRCD=tRP=CL (ns)	13.76	
tRC Min (ns)	48.75	
tRAS Min (ns)	35	





(Continued)

• Step 2 continued:

Page Size (K): Select page size of chip in the list of this row



Device Information Manufacturer Micron Memory part number MT41K128M16JT-125 Memory type DDR3-1600 DRAM density (Gb) DRAM Bus Width 16 Number of Banks Number of ROW Addresses 14 10 Number of COLUMN Addresses Page Size (K) Self-Refresh Temperature (SRT) Normal tRCD=tRP=CL (ns) 13:75 48.75 tRC Min (ns) tRAS Min (ns)

<u>Self-Refresh Temperature (SRT):</u> Select SRT type of chip in the list of this row



(Continued)

• Step 2 continued:

tRCD=tRP=CL (ns): tRCD/tRP/CL parameters
tRC Min (ns): Type tRC parameter of chip in this row
tRAS Min (ns): Type tRAS parameter of chip in this row

MT41K128M16JT-125 Datasheet shows below info.

Device Information		
Manufacturer	Micron	
Memory part number:	MT41K128M16JT-125	
Memory type	DDR3-1600	
DRAM density (Gb)	2	
DRAM Bus Width	16	
Number of Banks	8	
Number of ROW Addresses	14	
Number of COLUMN Addresses	10	
Page Size (K)	2	
Self-Refresh Temperature (SRT)	Normal	
tRCD=tRP=CL (ns)	13.75	
tRC Min (ns)	48.75	
tRAS Min (ns)	35	

Speed Grade	Data Rate (MT/s)	Target ^t RCD- ^t RP-CL	^t RCD (ns)	^t RP (ns)	CL (ns)
-125 ^{1, 2}	1600	11-11-11	13.75	13.75	13.75

DDR3L-1600 Speed Bin	-125 ¹			
CL-tRCD-tRP		11-11-11		
Parameter	Symbol	Min	Max	Unit
ACTIVATE-to-ACTIVATE or REFRESH command period	^t RC	48.75	-	ns
ACTIVATE-to-PRECHARGE command period	^t RAS	35	9 x ^t REFI	ns





(Continued)

Step 3: Input System Information

System Information			
i.Mx Part	i.Mx6Q		
Bus Width	64		
Density per chip select (Gb)	8		
Number of Chip Selects used	1		
Total DRAM Density (Gb)	8		
DRAM Clock Freq (MHz)	528		
DRAM Clock Cycle Time (ns)	1.894		
Address Mirror (for CS1)	Disable		

All this information can be found on the schematic!





(Continued)

• Step 3 (continued): Input System Information

i.Mx Part	i.Mx6Q ▼
Bus Width	i.Mx6Q
Density per chip select (Gb)	i.Mx6D i.Mx6DL
Number of Chin Selects used	i.Mx65

Bus Width	64 ▼
Density per chip select (Gb)	16
Number of Chip Selects used	32 64

Density per chip select (Gb)		8	¥
Number of Chip Selects used	2		
Total DRAM Density (Gb)	8		
DRAM Clock Freq (MHz)	16 32		

Number of Chip Selects used	1 -
Total DRAM Density (Gb)	1
DDAMAL LE ANIA	2
DRAM Clock Freq (MHz)	528
DRAM Clock Cycle Time (ns)	400
	528

Address Mirror (for CS1)	Disable
SI Configuration	Enable Disable
DOLLLOOF O. W. DOLDOLL / L. V.	Disable

System Information			
i.Mx Part	i.Mx6Q		
Bus Width	64		
Density per chip select (Gb)	8		
Number of Chip Selects used	1		
Total DRAM Density (Gb)	8		
DRAM Clock Freq (MHz)	528		
DRAM Clock Cycle Time (ns)	1.894		
Address Mirror (for CS1)	Disable		





(Continued)

Step 4: Input Signal Integrity Configuration

Generally speaking, drive strength (DSE) and ODT should match the characteristic impedance of transmission line. Actual test report of trace impedance should be delivered by PCB vendor.

For example, for a 45 ohm single ended trace DSE can select 40ohm or 48ohm. A 100ohm differential trace DSE of one pin of pair can also select 48ohm etc.

SI Configuration		
DRAM DSE Setting - DQ/DQM (ohm)	48	
DRAM DSE Setting - ADDR/CMD/CTL (ohm)	48	
DRAM DSE Setting - CK (ohm)	48	
DRAM DSE Setting - DQS (ohm)	48	
System ODT Setting (ohm)	60	





(Continued)

• Step 4 (continued): Input Signal Integrity Configuration

DRAM DSE Setting - DQ/DQM (ohm)	48 ▼
DRAM DSE Setting - ADDR/CMD/CTL (ohm)	34 40
DRAM DSE Setting - CK (ohm)	40 48
DRAM DSE Setting - DQS (ohm)	60 80
System ODT Setting (ohm)	120
	240


SI Configuration		
18		
81		
81		
18		
30		
30		

System ODT Setting (ohm)	60	•
	17	
	20	
	24	
	30	
	40	
	60	
	120	
	Disable	





(Continued)



(Continued)

	1					
97	# For target b	ooard, may nee	d to r	un write leveli	ng calibration to fine tune	these settings.
98	mem set	0x021b080c	32	0x00000000		
99	mem set	0x021b0810	32	0x00000000		
100	mem set	0x021b480c	32	0x00000000		Step5
101	mem set	0x021b4810	32	0x00000000		Olopo (
102						
103	#Read DQS G	ating calibratio	n			□ltems
104	mem set	0x021b083c	32	0x00000000	# MPDGCTRL0 PHY0	
105	mem set	0x021b0840	32	0x00000000	# MPDGCTRL1 PHY0	Upda
106	mem set	0x021b483c	32	0x00000000	# MPDGCTRL0 PHY1	Stress T
107	mem set	0x021b4840	32	0x00000000	# MPDGCTRL1 PHY1	Suess i
108						
109	#Read calibra	ation				
110	mem set	0x021b0848	32	0x40404040	# MPRDDLCTL PHY0	
111	mem set	0x021b4848	32	0x40404040	# MPRDDLCTL PHY1	
112						
113	#Write calibr	ation				
114	mem set	0x021b0850	32	0x40404040	# MPWRDLCTL PHY0	
115	mem set	0x021b4850	32	0x40404040	# MPWRDLCTL PHY1	
	1				_	

Step5 (continued): Review output

□ Items in red are placeholders until calibration is run.

☐ Update these values with the results from the DDR Stress Tester

Register Configuration RealView .inc DS-5.ds Calibration Readme





(Continued)

```
🎬 H:\LMX\IMX61x\Tools & Boards\DRAM Stress Test\Init files\MX6Q_v1.6_+ARD_RevD_Results.inc - Notepad++
File Edit Search View Encoding Language Settings Macro Run Plugins Window ?
 🖺 i.MX6_DCIC_Init.ds 📳 drivers-mxc-thermal-thermal.c 📳 Modern Options.bxt 📳 i.MX6_DCIC_Init-3.ds 📳 init_Review notes.c 🔡 MX60
      //init script for i.MX6Q DDR3 ARD
      //-----
      // Revision History
     L// v01
     □// 2-5-2015 LZ
      // Added values from DDR Stress Test from ARD Quad Rev D
    F//----
      // Disable WDOG
      //setmem /16  0x020bc000 =  0x30
      // Enable all clocks (they are disabled by ROM code)
     setmem /32 0x020c4068 = 0xffffffff
    setmem /32 0x020c406c = 0xffffffff
     setmem /32 0x020c4070 = 0xffffffff
    setmem \sqrt{32} 0x020c4074 = 0xffffffff
    setmem /32 0x020c4078 = 0xffffffff
      setmem /32 0x020c407c = 0xffffffff
    setmem /32 0x020c4080 = 0xffffffff
      setmem /32 0x020c4084 = 0xffffffff
 28
 30
 31
     L//DDR IO TYPE:
     setmem /32 0x020e0798 = 0x000C0000 // IOMUXC SW PAD CTL GRP DDR TYPE
      setmem /32 0x020e0758 = 0x00000000 // IOMUXC SW PAD CTL GRP DDRPKE
 35
    //CLOCK:
     setmem /32 0x020e0588 = 0x00000030 // IOMUXC SW PAD CTL PAD DRAM SDCLK 0
      setmem /32 0x020e0594 = 0x00000030 // IOMUXC SW PAD CTL PAD DRAM SDCLK 1
 39
      //ADDRESS:
```

Step5 (continued): Review output

☐ Copy the content of the tab to a text file

Now we are ready to run the DDR Stress Tester!





Agenda

- Board bring-up: where DRAM bring-up fits in
 - Introduce the tools used for DRAM bring-up
- DDR3 Script Aid/DRAM Register Programming Aid
 - Introduction/Overview
 - Walkthrough
- DRAM Stress Test
 - Introduction/Overview
 - How to run; deep dive into sub-tests
- DRAM Calibration Overview
- Board Design Considerations





DRAM Stress Test – Overview and History

- Took years to develop, constantly evolving to catch elusive DRAM failures
- Compilation of various DRAM sub tests
 - Each sub test contains various data patterns/methods to stress the DRAM interface
 - Started with a few tests using memcpy and various data patterns (1's and 0's; A's and 5's; pseudo-random, etc)
 - Each new SoC/board presented new DRAM challenges/issues
 - New tests were created to debug
 - Historically, each test was run one-by-one, took time
 - Tests were compiled together into one overall test
 - Each test now called sub-test, executed through a function call
 - Marked beginning of 'stress test', sub-tests run in a loop, overnight
 - Cache enabled important, needed to mimic OS-type transactions; more stress
 - Increment DRAM frequency method to stress interface accounting for variations in PVT
 - How much above frequency max is considered ample?
 - · Historically 30MHz or more seemed good
 - Useful for gathering statistical data; outliers may point to other issues





DRAM Stress Test – Overview and History

(Continued)

- Non-OS test to exercise DRAM interface
 - Non-OS: easier than OS to catch/debug DRAM failures
 - Used by factory as part of DRAM validation
 - Helps diagnose but doesn't fix DDR problems
- Purpose: Root out potential signal integrity issues due to inadequate board layout
 - Primarily uses sequential bursts of back-to-back data looking for simultaneous switching noise (SSN)
 - Validation vehicle that reports how robust DRAM interface is given current set of parameters (i.e. drive strength settings, timing parameters, board layout, etc)
- Runs from internal RAM
 - Device under test is DRAM itself, don't execute out of same memory being tested
 - Download to IRAM via JTAG debugger tools (RVD, Lauterbach, Macraigor)
 - Now available in a USB version.
- FAE's are able to provide tailored code if necessary.
 - Any debugger that supports specific SoC ARM core and elf should work
 - Freescale is not responsible to test every debugger or debug it if doesn't work on other debuggers





DRAM Stress Test – Overview and History

(Continued)

- Once DRAM stress test passes with ample margin, are we guaranteed the OS will never fail due to DRAM issues?
 - High degree of confidence DRAM robust enough, but...
 - OS is still the most stressful, particularly an OS stress test like Bonnie++
 - Recommend to run any OS stress tests to double check
 - Currently Supported SoC:
 - MX28, MX508, MX51, MX53, MX6DQ, MX6DL, MX6SL, MX6SX, MX7D
 - No plans to back port to older legacy processors
 - Issues encountered as some only have 16KB of IRAM
- Challenges
 - Test becoming too big to fit inside IRAM (128KB becoming a limiting factor)
 - When new sub-tests are created, no plan in place to back port to older processors





DRAM Stress Test - How to Run

Debugger Setup

- Stress test outputs .elf; can be run from various debuggers
 - Debuggers necessary for new SoC bring up; highly useful for new board bring up
 - Debuggers don't rely on bootloaders or on anything running
 - Simply having a debugger connect means the SoC is powered up and running
 - Debuggers allow user to quickly test fundamental DRAM init
 - Open a debugger memory window to perform simple write-read-verify
 - There are less expensive debugger options than ARM (like Macraigor)
 - May give up some functionality, but good enough to download and run stress test
- To run from a debugger
 - Run DRAM init (.inc, .ds, .cmm, .mac)
 - Refer to DRAM Script Aid/Register Programming Aid tool
 - Load and run the .elf file





DRAM Stress Test – Classic Version

Serial Port Setup

- DRAM Stress Test uses serial port output (UART) for user interaction
- Terminal program needed on the Host PC
 - Host PC: Tera Term or Hyperterminal
 - Ensure the correct COM port usage
 - Set up:

```
BAUD RATE - 115200
DATA - 8 bit
PARITY- none
STOP - 1bit
FLOW CONTROL - none
```

- Once test runs, look for output messages on the terminal
 - Various run control options
 - DRAM density to test, frequency range, etc





DRAM Stress Test – USB Version

- DDR Stress Tester uses USB for user interaction
 - Makes use of *.bin file output.
 - Need all in the same windows folder:
 - USB executable file (DDR_Stress_Tester)
 - *.bin file generated from source code (ddr-stress-test-<TGT>.bin)
 - *.inc script file (from Register Programming Aid)
 - Enter at the command prompt:
 - DDR_STRESS_TESTER -t <tgt> -df -usb
 - DDR_STRESS_TESTER –h (Help Menu)
 - Allowable targets are the i.MX6x Family
 - Test runs from Windows command prompt just like Serial UART Terminal.






DRAM Stress Test – USB Version

```
Administrator: C:\Windows\System32\cmd.exe - DDR Stress Tester -t mx6x -df MX60 v1.5 SD.inc
Copyright (c) 2009 Microsoft Corporation. All rights reserved.
C:\Windows\System32>h:
H:\>cd binary2
H:\binary2>DDR_Stress_Tester -t mx6x -df MX6Q_v1.5_SD.inc
MX6DQ opened.
HAB_TYPĒ: DEVELOP
Image loading...
download Image to IRAM OK
Re-open MX6x device.
Running DDR test..., press "ESC" key to exit.
*******************
    DDR Stress Test (1.0.3) for MX6DQ Build: Jun 25 2014, 12:09:21
    Freescale Semiconductor, Inc.
*******
======DDR configuration=======
BOOT_CFG3[5-4]: 0x00, Single DDR channel.
DDR type is DDR3
Data width: 64, bank num: 8
Row size: 14, col size: 10
Chip select CSD0 is used
Density per chip select: 1024MB
______
What ARM core speed would you like to run?
Type 0 for 650MHz, 1 for 800MHz, 2 for 1GHz, 3 for 1.2GHz
  ARM set to 800MHz
Please select the DDR density per chip select (in bytes) on the board
Type 0 for 2GB; 1 for 1GB; 2 for 512MB; 3 for 256MB; 4 for 128MB; 5 for 64MB; 6
for 32MB
For maximum supported density (4GB), we can only access up to 3.75GB. Type 9 to
 select this
```



DRAM Stress Test – GUI Version (V2.10)

- The new Community
 Tool has a GUI interface to the Stress Test.
- The Script Aid (Excel) tool is still required to configure and generate the script.







External Use

Are We There Yet?

- The script is configured for our hardware, the DDR Stress test is running, can we start testing DDR on our board now?
- Nope. We still need to calibrate for our hardware.
- Luckily the DDR Stress Test and the i.MX6 can provide the required calibration data.





Agenda

- Board bring-up: where DRAM bring-up fits in
 - Introduce the tools used for DRAM bring-up
- DDR3 Script Aid/DRAM Register Programming Aid
 - Introduction/Overview
 - Walkthrough
- DRAM Stress Test
 - Introduction/Overview
 - How to run; deep dive into sub-tests
- DRAM Calibration Overview
- Board Design Considerations





DRAM Calibration in the DRAM Stress Test


- MX6 MMDC Calibration App Note (AN4467): highly recommended reading to understand calibration concepts
- MX6 series DRAM controller (MMDC) features HW supported calibration methods:
 - Read DQS Gating calibration
 - Read DQS delay calibration
 - Write DQS delay calibration
 - Write-leveling calibration
- Previous i.MX SoC did not have this support in HW (with the exception of MX53)
 - That doesn't mean someone didn't come along and write their own type of SW calibration code for previous parts
- ZQ calibration is something simply enabled, no user interaction
 - Exception is MX508 where this requires a manual SW ZQ calibration routine
 - This routine is part of the MX508 DRAM Stress Test
 - This routine was obtained directly from design/validation and re-used in stress test






DRAM Calibration Conceptual Overview

Write Leveling Calibration





From the MX6DQ register programming aid example

These are for write leveling calibration, which is needed for fly-by board layout topology

MPWLDECTRL0 PHY0	0x021b080c	0x001F001F
MPWLDECTRL1 PHY0	0x021b0810	0x001F001F
MPWLDECTRL0 PHY1	0x021b480c	0x00440044
MPWLDECTRL1 PHY1	0x021b4810	0x00440044

board. For Sabre boards, which is routed point-to-point, can set all values to 0x1F.

Values from validation

- Compensates for CLK-to-DQS skew incurred from fly-by topology
 - Point-to-point memory layouts don't need this
 - Point-to-point memory layouts normally don't use terminations, like FSL development boards
- Relevant to DDR3 memories only (not supported with LPDDR2)
- Write Leveling Calibration code in MX6 DRAM Stress Test





DRAM Stress Test – Calibration Routines

- The DDR Stress test can used to determine Write Leveling Parameters
- To run stress test, need *.inc file from Register programming Aid.
- When test first starts up, answer preliminary questions:
 - What core speed would you like to use?
 - What DDR density would you like to use?
 - Anything less than physically available memory is acceptable.
 - What DDR Frequency would you like to use?

```
Administrator: CMD - Shortcut - DDR_Stress_Tester_V1.03.exe -t mx6x -df MX6Q.inc -usb

What ARM core speed would you like to run?
Type 0 for 650MHz, 1 for 800MHz, 2 for 1GHz, 3 for 1.2GHz
ARM set to 800MHz

Please select the DDR density per chip select (in bytes) on the board
Type 0 for 2GB; 1 for 1GB; 2 for 512MB; 3 for 256MB; 4 for 128MB; 5 for 64MB; 6
for 32MB

For maximum supported density (4GB), we can only access up to 3.75GB. Type 9 to
select this
DDR density selected (MB): 1024

Calibration will run at DDR frequency 528MHz. Type 'y' to continue.
If you want to run at other DDR frequency. Type 'n'
DDR Freq: 528 MHz
```





DRAM Stress Test – Calibration Routines

- The next question from the DDR Stress test is:
- Do you want to run the Write Leveling Calibration. Press 'y'
- The test will ask you to enter the four digit Mode Register 1 setting that you used in your initialization script.
- Once the MR1 setting is entered, the Stress Test will complete the Write Leveling Calibration Routine and report back the calibration values.
- Note that the GUI Version of the Stress Test handles the MR1 setting automatically.


```
Would you like to run the write leveling calibration? (y/n)
Please enter the MR1 value on the initilization script
This will be re-programmed into MR1 after write leveling calibration
Enter as a 4-digit HEX value, example 0004, then hit enter
0004 You have entered: 0x0004
Start write leveling calibration
Write leveling calibration completed
MMDC_MPWLDECTRL0 ch0 after write level cal: 0x00280023
MMDC_MPWLDECTRL1 ch0 after write level cal: 0x002F002A
MMDC_MPWLDECTRL1 ch1 after write level cal: 0x001B0028
MMDC_MPWLDECTRL1 ch1 after write level cal: 0x00140028
Would you like to run the DQS gating, read/write delay calibration? (y/n)
```





DRAM Calibration Conceptual Overview

Read DQS Gating Calibration



From the MX6DQ register programming aid example

0x034c0359 MPDGCTRL1 PHY0 0x021b0840 MPDGCTRL0 PHY1 0x021b483c 0x434b0350 These parameters are determined after running calibration. The parameters MPDGCTRL1 PHY1 0x021b4840 0x03650348 provided here are from Freescale's development board and will work as MPRDDLCTL PHY0 0x021b0848 0x4436383b initial values. Update these values after running calibration. MPRDDLCTL PHY1 0x021b4848 0x39393341 MPWRDLCTL PHY0 0x021b0850 0x35373933 MPWRDLCTL PHY1 0x021b4850 0x48254a36

MPDGCTRL0 PHY0

0x021b083c

0x434b0350

- Not a JEDEC standard; controls i.MX internal DQS gate timing parameters
- Mechanism for our DRAM controllers to correctly sample incoming read DQS signal
- Relevant to DDR3 memories only (not supported with LPDDR2)
- Calibration code in MX6 and MX53 DRAM Stress Test





DRAM Stress Test – Calibration Routines

- The DQS Gating, Read/Write delay calibration tests are next.
- Would you like to run the DQS gating, read/write delay calibration tests: Press 'y'
- Test will automatically run and provide results when finished:


```
_ O X
Administrator: CMD - Shortcut - DDR Stress Tester V1.03.exe -t mx6x -df MX6Q.inc -usb
Would you like to run the DQS gating, read/write delay calibration? (y/n)
Starting DQS gating calibration...
BYTE 0:
                              HC=0x04 ABS=0x30
HC=0x02 ABS=0x57
HC=0x03 ABS=0x30
          End:
          End-0.5*tCK:
          Final:
BYTE 1:
                              HC=0x02 ABS=0x0C
HC=0x04 ABS=0x18
HC=0x03 ABS=0x12
HC=0x03 ABS=0x18
          Start:
          End:
          End-0.5*tCK:
         Final:
BYTE 2:
          Start:
                               HC=0x04 ABS=0x0C
HC=0x03 ABS=0x0C
          End:
          Mean:
         End-0.5*tCK:
Final:
                               HC=0×03 ABS=0×0C
                               HC=0×03 ABS=0×0C
BYTE 3:
                              HC=0x04 ABS=0x14
HC=0x03 ABS=0x0C
HC=0x03 ABS=0x14
          End:
          End-0.5*tCK:
BYTE 4:
          Start:
                               HC=0x02 ABS=0x10
                              HC=0x04 ABS=0x24
HC=0x03 ABS=0x1A
HC=0x03 ABS=0x24
          End:
          Mean:
          End-0.5*tCK:
          Final:
BYTE 5:
          Start:
                               HC=0x04 ABS=0x10
HC=0x03 ABS=0x0E
          End:
          Mean:
          End-0.5*tCK:
                               HC=0x03 ABS=0x10
         Final:
BYTE 6:
                               HC=0×00 ABS=0×48
HC=0×03 ABS=0×54
          Start:
          End:
                               HC=0\times02 ABS=0\times0E
          Mean:
          End-0.5*tCK:
                               HC=0x02 ABS=0x54
BYTE 7:
          Start:
         End:
                               HC=0x04 ABS=0x14
HC=0x03 ABS=0x10
          Mean:
                               HC=0x03 ABS=0x14
          End-0.5*tCK:
DQS calibration MMDC0 MPDGCTRL0 = 0x43180330, MPDGCTRL1 = 0x0314030C
```





DRAM Calibration Conceptual Overview

Read DQS Delay Calibration (Continued)



From the MX6DQ register programming aid example

These parameters are determined after running calibration. The parameters provided here are from Freescale's development board and will work as initial values. Update these values after running calibration.

MPDGCTRL0 PHY0	0x021b083c	0x434b0350
MPDGCTRL1 PHY0	0x021b0840	0x034c0359
MPDGCTRL0 PHY1	0x021b483c	0x434b0350
MPDGCTRL1 PHY1	0x021b4840	0x03650348
MPRDDLCTL PHY0	0x021b0848	0x4436383b
MPRDDLCTL PHY1	0x021b4848	0x39393341
MPWRDLCTL PHY0	0x021b0850	0x35373933
MPWRDLCTL PHY1	0x021b4850	0x48254a36

- Used to adjust read-DQS within read-data byte
- Relevant to DDR3 and LPDDR2 memories
- Calibration code in MX6 and MX53 DRAM Stress Test





DRAM Stress Test – Calibration Routines


- The Read calibration test is run begins next.
- "Waterfall" display shows visual of delay settings that allow for correct data readings.
 - Correct return marked with a '0'
- Test finds center of valid window and reports result at bottom.

```
Administrator: CMD - Shortcut - DDR_Stress_Tester_V1.03.exe -t mx6x -...
Note: Array result[] holds the DRAM test result of each byte.
      0: test pass. 1: test fail
4 bits respresent the result of 1 byte.
result 00000001:byte 0 fail.
       result 00000011:byte 0, 1 fail.
Starting Read calibration...
ABS_OFFSET=0×000000000
                            result[00]=0x11111
ABS_OFFSET=0×04040404
ABS_OFFSET=0×08080808
ABS OFFSET=0×0C0C0C0C
    OFFSET = 0 x 48 48 48 48
ABS_OFFSET=0×68686868
ABS OFFSET=0x70707070
ABS OFFSET=0x74747474
ABS_OFFSET=0×78787878
ABS_OFFSET=0x7C7C7C7C
MMDC0 MPRDDLCTL = 0×46383C3E. MMDC1 MPRDDLCTL = 0×3C3A3242
```



DRAM Calibration Conceptual Overview

Write DQS Delay Calibration



From the MX6DQ register programming aid example

	MPDGCTRL0 PHY0	0x021b083c	0x434b0350
	MPDGCTRL1 PHY0	0x021b0840	0x034c0359
These personators are determined ofter running calibration. The personators	MPDGCTRL0 PHY1	0x021b483c	0x434b0350
These parameters are determined after running calibration. The parameters provided here are from Freescale's development board and will work as initial values. Update these values after running calibration.	MPDGCTRL1 PHY1	0x021b4840	0x03650348
	MPRDDLCTL PHY0	0x021b0848	0x4436383b
	MPRDDLCTL PHY1	0x021b4848	0x39393341
	MPWRDLCTL PHY0	0x021b0850	0x35373933
	MPWRDLCTL PHY1	0x021b4850	0x48254a36

- · Used to center output write-DQS within write-data byte
- Relevant to DDR3 and LPDDR2 memories
- Calibration code in MX6 and MX53 DRAM Stress Test





DRAM Stress Test – Calibration Routines


- The Write calibration test is run last.
- Test uses the same display as for the Read calibration test.
- Test finds center of valid window and reports result at bottom.

```
Administrator: CMD - Shortcut - DDR_Stress_Tester_V1.03.exe -t mx6x -...
MMDC0 MPRDDLCTL = 0x46383C3E, MMDC1 MPRDDLCTL = 0x3C3A3242
Starting Write calibration...
ABS_OFFSET=0×000000000
                          result[00]=0x11111111
   _0FFSET=0x04040404
                          result[01]=0x1011
   OFFSET =0x08080808
    OFFSET = 0x0C0C0C0C
   OFFSET=0x10101010
ABS OFFSET=0 \times 2C2C2C2C
    _OFFSET=0×30303030
                          result[0C]=0x000000000
                          result[0D]=0x00000000
ABS_OFFSET=0x5C5C5C5C
ABS_OFFSET=0×60606060
   _0FFSET=0×64646464
ABS_OFFSET=0×68686868
ABS OFFSET=0x6C6C6C6C
ABS_OFFSET=0x74747474
ABS_OFFSET=0×78787878
ABS_OFFSET=0×7C7C7C7C
MMDC0 MPWRDLCTL = 0×363E4440,MMDC1 MPWRDLCTL = 0×3E304438
```



DRAM Calibration Conceptual Overview

ZQ Calibration



- Feature of both i.MX* and DRAM (DDR3 and LPDDR2)
- Used to calibrate the pull-up/pull-down resistors of DRAM IO pads (tighter control of pad impedance)
- ZQ calibration occurs automatically, simply just need to enable it
 - Except on MX508, there's a SW routine to do this (in stress test)





^{*} Only i.MX parts that support DDR3 and/or LPDDR2: MX6, MX53, MX508

Calibration is complete, now what?

97 # For target board, may need to run write leveling calibration to fine tune these settings. 98 mem set 0x021b080c mem set 0x021b0810 32 0x021b480c 100 mem set 101 mem set 0x021b4810 102 103 #Read DQS Gating calibration 104 mem set 0x021b083c # MPDGCTRL0 PHY0 105 mem set 0x021b0840 32 # MPDGCTRL1 PHY0 106 mem set 0x021b483c # MPDGCTRL0 PHY1 107 mem set 0x021b4840 # MPDGCTRL1 PHY1 108 109 #Read calibration 0x021b0848 # MPRDDLCTL PHY0 110 mem set 111 mem set 0x021b4848 # MPRDDLCTL PHY1 112 113 #Write calibration 114 mem set 0x021b0850 # MPWRDLCTL PHY0 0x021b4850 # MPWRDLCTL PHY1 115 mem set

Note: Power cycle the hardware in between loading scripts and new DDR configuration values.


Plug the calibration results into the Script and save it. No need to rerun the calibration tests.

- MMDC registers updated from calibration
- · Write leveling calibration
- MMDC_MPWLDECTRL0 ch0 (0x021b080c) = 0x0021001D
- MMDC_MPWLDECTRL1 ch0 (0x021b0810) = 0x00290022
- MMDC_MPWLDECTRL0 ch1 (0x021b480c) = 0x0016002B
- MMDC_MPWLDECTRL1 ch1 (0x021b4810) = 0x000F0022
- · Read DQS Gating calibration
- MPDGCTRL0 PHY0 (0x021b083c) = 0x433C034C
- MPDGCTRL1 PHY0 (0x021b0840) = 0x03380328
- MPDGCTRL0 PHY1 (0x021b483c) = 0x433C0350
- MPDGCTRL1 PHY1 (0x021b4840) = 0x03380304
- Read calibration
- MPRDDLCTL PHY0 (0x021b0848) = 0x4234383E
- MPRDDLCTL PHY1 (0x021b4848) = 0x38363242
- Write calibration
- MPWRDLCTL PHY0 (0x021b0850) = 0x32363E3A
- MPWRDLCTL PHY1 (0x021b4850) = 0x3C304038



Running the DRAM Stress Test

Now we are ready to run the DDR Stress Test.







DRAM Stress Test – Interpreting DRAM Failures

Failures observed may help narrow down a root cause; following are some pointers:

Bit wise failures

- Normally indicates one or more data lines experiencing glitch due to signal integrity issues (too slow rise/fall time, or too fast rise and fall time attributing to ringing)
- Varying temperature is one method to narrow down the root cause
- If cooling down the part causes more failures, then it is likely the drive strength is too high causing more overshoots and undershoots
- If heating up the part causes more failures, then the drive strength is too low and the signals may not rise/fall fast enough
- Playing around with drive strengths often help (start with i.MX side and then try DRAM side)

Byte wise failures

- This is usually indicative of a problem with the DQS signals: too slow a rise/fall time, there is a glitch, or over/under shoots (signal integrity issues)
- Temperature testing (see bit-wise failures) to assist in narrowing down the issue with the DQS signal
- Playing around with drive strengths help; also try playing around with DQS to data timing

Entire word is wrong or random

- This may indicate something more catastrophic either in the logic of the DRAM controller, or some issue with address and/or command signals
- Could be a problem with board layout
- Try playing around with DRAM controller's timings like 'RALAT'





DRAM Stress Test – Interpreting DRAM Failures

(Continued)

- Keep in mind that these are only pointers to help diagnose DRAM related memory failures. In the past, DRAM failures were attributed to:
 - Poor board layout resulting in simultaneous switching noise (SSN) causing glitches.
 - Inadequate IO PAD design often the IO PAD has poorly controlled impedance (either too high or too low a drive strength).
 This can be easily proven when observing a data signal or DQS signal being sourced by the DRAM memory (read access) or by the SoC (write access). One will often times observe that the DRAM memory provides a much cleaner waveform than that of the SoC.
 - Internal package issues (poor routing of power/ground signals, not providing proper ground returns, ground bounce, etc.)
 - DRAM controller logic bugs, often found in corner use cases where an internal bus master causes a transaction or series of subsequent transactions that were not anticipated or verified during the design process
 - Jitter on the SDCLK lines due to poor PLL design, or noise induced on the clock source itself (outside of the SoC from an external crystal or oscillator).
 - For LPDDR2, make sure i.MX IOMUX has pull down enabled for DQS signals
- Always remember to double-check DRAM initialization (DRAM register programming aid)





Agenda

- Board bring-up: where DRAM bring-up fits in
 - Introduce the tools used for DRAM bring-up
- DDR3 Script Aid/DRAM Register Programming Aid
 - Introduction/Overview
 - Walkthrough
- DRAM Stress Test
 - Introduction/Overview
 - How to run; deep dive into sub-tests
- DRAM Calibration Overview
- Board Design Considerations






8-Layer Board Stack-up

- Board stack-up critical for high-speed signal quality.
- Impedances must be pre-planned.
- High-speed signals must have a reference plane on an adjacent layer to minimize cross-talk.
- FSL Reference design = Isola 370HR
- Power** additional power plane to support MX6Q to MX6Solo power options only.

Impedance Type	Layer	Design	Actual	Pitch	Plane	Target	Tol (ohms
1 Surface MS	L1	0.00470	0.0045		-		
	-		¥:	(4)	L2	50	5.0
2 EC Microstrip	L1	0.00370	0.0038	0.0090		883	9.0
	-	0.00370	0.0038	31	L2	90	
3 EC Microstrip	L1	0.00450	0.00325	0.0100	-	0.022	700300
		0.00450	0.00325	£200	L2	100	10.0







- Swapping DDR3 Data lines within bytes facilitates routing
 - Write Leveling lowest order bit within byte lane must remain on lowest order bit of byte lane
 - For example D0, D8, D16, ... fixed, other data lines free to swap within byte lane
 - JEDEC DDR3 memory restriction.
- No restrictions for complete byte lane swapping
 - DQS and DQM must follow lanes





- Data re-assignment facilitates routing
 - Data re-assigned within byte group
 - Byte Groups can be reassigned

i.MX Contact	Memory Contact
DRAM_D0	DQ8
DRAM_D1	DQ15
DRAM_D2	DQ10
etc	etc
DRAM_D7	DQ9
SDQS0	DQS1
DQM0	DM1

Lowest order bit






DDR (64-bit) routing configurations can be routed as:

- "T" configurations
 - Termination resistors not required
 - Accomplished with short routing lengths and on-chip drive strength control
 - Design limited to one chip select (4 x16 DDR's)
 - DDR3, 2 GBytes using latest memories (4 GBytes coming)
- "Fly-by" configuration
 - MX6 DDR controller provides Address mirroring when using 2 chip selects. Aids routing for memories on both sides of board.
 - Bus termination resistors required
 - Proven design method, easy to simulate






- Prototype boards should plan for DDR signal breakout boards from Agilent or other.
 - Allows probing signal quality
 - Alternate Remove one memory to probe bus



MX6Q DDR3 "T" Configuration



MX6Q DDR3 "Fly-by" Configuration





Fly-By Topology vs. T Route

- Fly-By Topology Advantages:
 - Easier to route
 - Less chance for reflection in Address and Command traces.
 - Parallel termination resistors go at end of traces.
 - Reduced cross-talk at the pads
- T Route Advantages:
 - Less power consumption
 - Traces not pulled up to VREF.
 - Better performance.
 - Don't lose extra clock cycle to reads and writes.





Layout considerations for high-speed signals


- High-speed signals must not cross reference plane gaps
- Avoid creating slots, voids, and splits in reference planes. Review via voids to ensure they do not create splits (space out vias).
- Clocks or Strobes on same layer need at least 2.5x spacing from adjacent trace (2.5x height from reference plane) to control crosstalk.
- All Synchronous modules should have bus length matching and relative clock length control.
 - CLK should be longer than the longest signal in the Data/Addr/Control group (+5 mils)
 - Many web resources





Power Grid Pontential Errors


 Chopping up planes reduces effectiveness








DRAM GND Plane – Poor Layout





GND Plane of Previous Slide - Poor Layout Detail


- Vias too close together
- Horizontal current flow blockage







GND Plane - Good Layout








GND Plane of Previous Slide - Good Layout Detail

- Vias spaced apart
- Facilitates horizontal current flow







High-Speed Signal Impedance

Signal Group	Impedance	Layout Tolerance (+/-)
All signals, unless specified	50 Ohm SE	2%
USB Diff signals	90 Ohm Diff	2%
Diff signals: LVDS, SATA, HDMI, DDR, PCIE, MIPI (CSI & DSI), MLB, Phy IC to Ethernet Connector	100 Ohm Diff (85 ohm PCI)	2%






Bring-Up: Power – Example Voltage Report Board Name: _____ Serial #: ____ Data Collected by: _____

Source	Net Name	Expected (V)	Measured (V)	Measured Point	Comment
Main	5V0	5.0	5.103	C5.1	
3.3 V discrete reg	3V3_DELAYED	3.35	3.334	SH1	Requires LDO3 to enable
PMIC Switcher 1	VDDARM	1.375	1.377	SH2	
PMIC Switcher 2	VDDSOC	1.375	1.376	SH3	
PMIC Switcher 3	1V5_DDR	1.5	1.501	SH4	
PMIC LDO1	1V8	1.8	1.802	TP9	
PMIC LDO2	2V5	2.5	0.3	TP5	
VREFDDR	0V75_REFDDR	0.75	0.751	C8.1	50% of 1V5_DDR
Coin Cell	3V0_STBY	3.0	3.006	TP1	
MX6	VDDARM_CAP	1.1	1.114	C6.1	
MX6	VDDHIGH_CAP	2.5	2.515	SH5	
MX6	VDDSNVS_CAP	1.0	1.016	TP2	



Date:

Bring-Up: Power-Up Sequence







Summary

- Overview of tools used by the factory to optimize and debug DRAM interface
 - Excel spread sheet based register programming aid
 - DRAM stress test using open source compiler
- DRAM Calibration app note available from Freescale
 - Introduction of DRAM calibration concepts
- Case study of DRAM debug efforts





Links to Useful DRAM Documents

JEDEC

DDR3 Specification:

http://www.jedec.org/sites/default/files/docs/JESD79-3E.pdf

DDR3L Amendment:

http://www.jedec.org/sites/default/files/docs/JESD79-3-1_1.pdf

LPDDR3 Specification:

http://www.jedec.org/sites/default/files/docs/JESD209-3.pdf

WidelO SDR Specification:

http://www.jedec.org/sites/default/files/docs/JESD229.pdf

LPDDR2 Specification:

http://www.jedec.org/sites/default/files/docs/JESD209-2E.pdf

Micron Documentation

DRAM Support Site:

http://www.micron.com/products/dram/ddr3-sdram#documentation_support





References

- FTF Session FTF-ENT-F0039 Designing Transmission Lines in High-Speed Printed Circuit Boards: Preventing Potential Problems
 - Go to freescale.com → Freescale Technology Forum, Training, tools,
 ... → FTF Americas → Technical Sessions Library → FTF-ENT-F0039
- Books recommended from the session:
 - Right the First Time: A Practical Handbook on High Speed PCB and System Design, Volumes I & II, Lee W. Ritchey. Speeding Edge, ISBN 0-9741936-0-7
 - Signal and Power Integrity Simplified (2nd Edition), Eric Bogatin.
 Prentice Hall, ISBN 0-13-703502-0
 - High Speed Digital Design: A Handbook of Black Magic, Howard W. Johnson & Martin Graham. Prentice Hall, ISBN 0-13-395724-1





DRAM Register Programming Aid Walkthrough. MX6DQ DDR3 Example (based on DDR3 validation board)





DRAM Register Programming Aid - Walkthrough

Instructions _egend On Register Configuration Tab, this color indicates the bitfields that would commonly require updating. On Register Configuration Tab, this color indicates the bitfields that may be updated, but should typically not On Register Configuration Tab, this color indicates the Shaded cells may require updating per the DRAM memory data sheet parameters. Certain registers should not need to be modified by the user. If a pitfields that are updated automatically from setting register is not provided then it is assumed this parameter is not to be changed per the provided initialization script. Certain registers are provided rovided in the "Device Information" table or other **Automatically Updated** though they may be noted as recommended to not change. ells, and should not be changed manually On Register Configuration Tab, an unshaded cell means that the value should remain as is and should not be modified. In these cases, the settings are For Sabre boards with CS1 not provided for completeness. On other tabs, this color indicates the cells that are populated, set this to 1 affected by changes on the Register Configuration tab. Device Information Revision History Nemory type: DDR3 0.9 - Fixed issue with SDCKE0/1 IOMUX programming (DSE set in CTLDS) 0.8 - Made calibration values update-able in the Register Configuration tab to Manufacturer: Micron easily update the values in the RealView .inc file tab Memory part number: MT41J128M16HA-15E 0.7 - added DDR_SEL field to DRAM_RESET pad, changed MR1 write ensity of each DDR3 device (Gb): (needed to align with DDR SEL field set to 11). lumber of DRAM devices per chip select 4 0.6 - added power savings features to align with validation scripts Density per chip select (Gb)1: 0.5 - added MPODTCTRL register programming option Number of Chip Selects used2 User inputs clock speed 0.4 - updated tMOD field: In DDR3 mode this field shoud be set to max otal DRAM density (Gb) (tMRD,tMOD). Number of ROW Addresses² 14 "Clock Cycle (ns)" will 0.3 - fixed DDR 4 BANK description Number of COLUMN Addresses² 10 0.2 - grammactical corrections change accordingly, value Number of BANKS² 8 0.1 - initial Bus Width (input 16, 32, or 64 bits)2 64 used throughout tool Clock Cycle Freq (MHz)3 533 Clock Cycle Time (ns) 1. Important: it is necessary to populate this field with the density in Gbits as it is used later in the CS0_END From the ref manual calculation. This field is cacluated from the previous two fields. The user can also simply type in the total density Pull down menu for DSE as well in this field 2. Important, these fields need to be filled out correctly as these values are used later in this tool for register DIBABLED - Output driver disabled. 2400HM - 240 Ohm 3. Even though i.MX6Q runs at 528MHz, set timings according to 533MHz to allow for a little more margin 1200HM - 120 Ohm 800HM - 80 Ohm 800HM -- 60 Ohm Register 480HM - 48 Ohm value 400HM -- 40 Ohm DRAM Pad Name Field (i.e. DSE) Binary Setting bit setting within register Notes (HEX) 340HM - 34 Ohm 0x020e05a8 0x020e05b0 000: output driver disabled 0x020e0524 IOMUXC SW PAD CTL 001: Weakes 0x020e051c SDQS[7:0] DSE 111 00000038 0x00000038 AD_DRAM_SDQS[7:0] 0x020e0518 111: Strongest 0x020e050c 0x020e05b8 0x020e05c0 0: CMOS mode (recommended) 0x020e05ac DDR_INPUT 00000000 Differential input mode 0x020e05b4 0x020e0528 000: output driver disabled OMUXC SW PAD CTL F 0x020e0520 DQM[7:0] 0x00000030 001: Weakest AD DRAM DQM[7:0] 0x020e0514 DSE 00000030 0x020e0510 111: Strongest 0x020e05bc 0x020e05c4

DRAM Register Programming Aid - Walkthrough

					t	_		l
	DDR_INPUT	0	00000000	0: CMOS mode (recommended) 1: Differential input mode	IOMUXC_SV_PAD_CTL_PA DRAM_SDCLK_0	D_ 0x020e0588		
SDCLK_0, SDCLK_1	DSE	110 🕳	00000030	000: output driver disabled 001: Weakest	IOMUXC_SV_PAD_CTL_PA	D_ 0x020e0594	0x00000030	
	DSE	110	00000030	 111: Strongest	DRAM_SDCLK_1	0,0200001		
				DDR Select Field				
				Selectione out of nextivalues for pad: DRAM_RESET. 00 Reserved		Continuatio	n of "IOI	MUX part" of
	DDD 051	11	00000000	01 Reserved 10 LPDDR2 mode (2400hm driver unit calibration, 240, 120, 80, 60, 48, 40, 32		DRAM Red	ister Pro	gramming aid
	DDR_SEL	"	0000000	Ohm drive strengths at				
DRAM_RESET				1.2V) 11 DDR3 mode (2400hm driver unit calibration, 240, 420, 80, 60, 48, 40, 32 Ohm	IOMUXC_SV_PAD_CTL_PA DRAM_RESET	D_ 0x020e057c	0x000C0030	
_				drive strengths at 1.5V 0: CMOS mode (recommended)	_			
	DDR_INPUT	0	00000000	1: Differential input mode				
	DSE	110	00000030	000: output driver disabled 001: Weakest				ards with only
	DSE	110	00000000	 111: Strongest				we found we can
	DDR_INPUT	0	00000000	0: CMOS mode (recommended) 1: Differential input mode		reduce all	DRAM I	O DSE to 101
	HYS	0	00000000	0: Hysteresis disable (recommended)	/ -			
		, ,	00000000	1: Hysteresis enable Pull Up / Down Config. Field	- /			
	PUS 0	0		00: 100KOhm Pull Down (recommended) 01: 47KOhm Pull Up				
	PUS	F03		10: 100KOhm Pull Up	IOMUXC_SW_PAD_CTL_PA	_		
SDCKE0, SDCKE1 (DSE (drive strength) configured in	PUE	1	00002000	11: 22KOhm Pull Up Pull / Keep Select Field	DRAM_SDCKE0	0x020e0590	0x00003000	
CTLDS)	PUE	1	00002000	0: Keeper Pull / Keep Enable Field	IOMUXC_SV_PAD_CTL_PA DRAM_SDCKE1	D_ 0x020e0598		
	PKE	1	00001000	0: Pull/Keeper Disabled	DHAMESDOKE			
				1: Pull/Keeper Enabled (recommended) On Die Termination Field	†			
	ODT	000	00000000	000: off (recommended) 001 120 Ohm ODT				
	051	000	00000000	 110 20 Ohm ODT				
				111 RESERVED				
	DDR_INPUT	0	00000000	0: CMOS mode (recommended) 1: Differential input mode				
	HYS	0	00000000	0: Hysteresis disable (recommended) 1: Hysteresis enable				
				Pull Up / Down Config. Field 00: 100KOhm Pull Down (recommended)				
	PUS	0	00000000	01: 47KOhm Pull Up				
				10: 100KOhm Pull Up 11: 22KOhm Pull Up				
	PUE	1	00002000	Pull / Keep Select Field 0: Keeper	IOMUXC_SV_PAD_CTL_PA DRAM_SDODT0	D_ 0x020e059c		
SDODT0, SDODT1	DICE		00004000	Pull / Keep Enable Field	IOMUXC SV_PAD_CTL_PA	n	0x00003030	
	PKE	1	00001000	0: Pull/Keeper Disabled 1: Pull/Keeper Enabled (recommended)	DRAM_SDODT1	0x020e05a0		
				On Die Termination Field 000: off (recommended)				
	ODT	000	00000000	001 120 Ohm ODT				
				110 20 Ohm ODT 111 RESERVED				
		1/		000: output driver disabled	1			
	DSE	110	00000030	001: Weakest				
				111: Strongest				

DRAM Register Programming Aid - Walkthrough

Continuation of "IOMUX part" of DRAM Register Programming aid

/	Many IO's are	grouped together		DRAIN Regisi	ster Programming aid		!
<u> </u>				1 m. ononges			·
B0DS, B1DS, B2DS, B3DS, B4D B5DS, B6DS, B7DS (DRAM data byte groups)	4DS, DSE	110	00000030	000: output driver disabled 001: Weakest 111: Strongest	IOMUXC_SW_PAD_CTL_PAD_ DRAM_B[7:0]DS	0x020e0784 0x020e0788 0x020e0794 0x020e079c 0x020e07a0 0x020e07a4 0x020e07a8 0x020e0748	0x00000030
ADDDS (DRAM Address pads A[15:0] and SDBA[2:0])	d DSE	110	00000030	000: output driver disabled 001: Weakest 111: Strongest	IOMUXC_SW_PAD_CTL_PAD_ DRAM_ADDDS	0x020e074c	0x00000030
CTLDS (DRAM Control pads CS0, CS1, SDB/ SDCKE0, SDCKE1, SDWE)	BA2, DSE	110	00000030	000: output driver disabled 001: Weakest 111: Strongest	IOMUXC_SW_PAD_CTL_GRP_ CTLDS	0x020e078c	0x00000030
DDRMODE_CTL	DDR_INPUT	1	00020000	DDR / CMOS Input Mode Field Select one out of next values for group: DDRMODE_CTL (Pads: DRAM_SDQS0 DRAM_SDQS1 DRAM_SDQS2 DRAM_SDQS3 DRAM_SDQS4 DRAM_SDQS5 DRAM_SDQS8 DRAM_SDQS7). 0: CMOS input type 1: Differential input mode (recommended)	IOMUXC_SW_PAD_CTL_GRP_ DDRMODE_CTL	0%020e0750	0x00020000
DDRMODE	DDR_INPUT	1	00020000	DDR / CMOS Input Mode Field Select one out of next values for group: DDRMODE (Pads: DRAM_D[63:0]). 0: CMOS input type 1: Differential input mode (recommended)	IOMUXC_SW_PAD_CTL_GRP_ DDRMODE	0x020e0774	0x00020000
DDR_TYPE	DDR_SEL	11	00000000	DDR Select Field Select one out of next values for group: DDR_TYPE for all DDR address, data, and control pads 00: reserved 01: reserved 10: LPDDR2 mode (2400hm driver unit calibration, 240, 120, 80, 60, 48, 40, 34 0hm drive strengths) at 1.2V power 11: DDR3 mode (2400hm driver unit calibration, 240, 120, 80, 60, 48, 40, 34 0hm drives trengths) at 1.5V power (required for DDR3)	IOMUXC_SW_PAD_CTL_GRP_ DDR_TYPE	0x020e0798	0x000C0000
DDRPKE	PKE	0	00000000	Pull / Keep Enable Field for DDR pads 0: Pull/Keeper Disabled (recommended) 1: Pull/Keeper Enabled	IOMUXC_SW_PAD_CTL_GRP_ DDRPKE	0x020e0758	0x00000000





				For Sabre boards with CS1 not po	pulated, we		
		control bit setting	bit setting within	need to clear this bit (SDE_1)		Register	Register
MMDC Control Parameter	N/A	(decimal)	register	Notes	Register name	address	value (HEX)
SDE_0	-	1 . /	80000000	SDE_0: Enable Chip Select 0, set to 0 (disable) or 1 (enable)			
SDE_1	-	1	40000000	SDE_1: Enable Chip Select 1, set to 0 (disable) or 1 (enable)			
				ROW: number of ROW addresses. NOTE: this value is taken from			
ROW	-	3	03000000	the Device Information table above. Modify this value only in the			
			<u> </u>	table above.			
				COL number of Column addresses. NOTE: : this value is taken	MDCTL	0x021B0000	0xC31A0000
COL	-	1	00100000	from the Device Information table above. Modify this value only in	IIIDO12	0,02100000	0.0001.00000
				the table above.			
BL	-	1	00080000	BL: Burst length. For DDR3, set to 1 for burst length 8.			
DSIZ	-	2	00020000	DSIZ: Data bus size. Note: this value is taken from the Device Information table above. Modify this value only in the table above.	These are aut from previous		•
DSIZ	-	2	00020000		These are aut		•

MMDC timing parameter (DDR device timing parameter)	value from DDR data sheet (ns)	Clock Cycle or Binary Setting	bit setting within register	Notes		Register name	Register address (HEX)	Register value (HEX)
tCKE	5.625	3	00020000	tCKE - CKE minimum pulse width. Obtain this value sheet.	here are	two separate se	ttings,	
tCKSRX	10	6	00000030			tialization, the se		0x00020036
tCKSRE	10	6	00000006	ItCKSRF - This field determines the amount of clol	•	ower savings, it one of initialization	_ \	
PWDT 1	_	5	00005000	Power Down Timer - Chip Select 1. Freescale validation determined a value of 5 was the most optimal. For syst only one chip select with devices on CSO, these bits do but keeping them set will allow backwards compatibility systems with two chip selects.	stems with don't apply,	MDPDC	0x021B0004	7
PWDT_0	-	5	00000500	Power Down Timer - Chip Select 0. Freescale validation determined a value of 5 was the most optimal.	ion			0x00025576
BOTH_CS_PD	-	1 5	00000040	Parallel power down entry to both chip selects. Leave that both chip selects will enter power down together. systems with only one chip select, this bit doesn't apply keeping it set will allow backwards compatibility with swith two chip selects.	r. For ply, but			

JEDEC standard timing parameters, obtain value from DDR3 data sheet

For Sabre boards with CS1 not populated, we can keep these parameters untouched as they have no adverse affect and will minimize differences between init scripts



				1			
tAOFPD	2	2	08000000	tAOFPD - This field determines the time between termination cuircuit starts to turn off the ODT resistance till termination has reached high impedance. Obtain this value from DDR3 data sheet.			
tAONPD	2	2	01000000	tAONPD - This field determines the time between termination cuircuit gets out of high impedance and begins to turn on till ODT resistance are fully on. Obtain this value from DDR3 data sheet.			
tANPD	-	5	00400000	tANPD - Asynchronous ODT to power down entry delay. In DDR3 should be set to tCWL-1. Obtain this value from DDR3 data sheet. This is also calcuated from MDCGFG1[tCWL].	мротс	0x021B0008	0x09444040
tAXPD	-	5	00040000	tAXPD - Asynchronous ODT to power down exit delay. In DDR3 should be set to tCWL-1. Obtain this value from DDR3 data sheet. This is also calcuated from MDCGFG1[tCWL].	MDOTC	0.02100000	0,05444040
				tODTLon - This field determines the delay between ODT signal and the associated RTT, where according to JEDEC standard it equals WL(write latency) - 2. Therefore, the value that is configured to	These are auto	matically u	ndated
tODTLon			00004000	tODTLon field should correspond the value that is configured to MDCGFG1[tCWL]. Obtain this value from DDR3 data sheet. This is also calcuated from MDCGFG1[tCWL].	from other para		•
tODT_idle_off	-	4	00004000	memory ODT off. Obtain this value from DDR3 data sheet. Usually just tCWL-2.			
tRFC	160	86	55000000	tRFC - Refresh command to Active or Refresh command time. Obtain this value from DDR3 data sheet.			
tXS	170	91	005A0000	tXS - Exit self refresh to non READ command. Obtain this value from DDR3 data sheet.			
tXP	6	4	00006000	tXP - Exit power down with DLL-on to any valid command. Obtain this value from DDR3 data sheet.	MDCFG0	0x021B000C	0x555A7975
tXPDLL	24	13	00001800	tXDPLL - Exit precharge power down with DLL frozen to commands requiring DLL. Obtain this value from DDR3 data sheet. IFAW - Four Active Window (all banks). Obtain this value from	mbcrgo	0.02100000	0X303A1913
tFAW	45	24	00000170	DR3 data sheet.			
tCL	13.5	8	00000005	tCL - CAS Read Latency. Obtain this value from DDR3 data sheet.			

JEDEC standard timing parameters, obtain value from DDR3 data sheet





			.====						
K			JEDEC	standard timing	parameters, obtain	valu	ie from DDR3 (data sheet	
tRCD	13.5	8			<u> </u>				
100	40.5		4000000		iod (same bank). Obtain this value fror	m			
tRP	13.5	8	1C000000	DDR3 data sheet.	sh command period (same bank). Obta	-i			
tRC	49.5	27	03400000	this value from DDR3 data she		ain			
inc	49.0	21	03400000		nmand period (same bank). Obtain thi	s			
tRAS	36	20	00130000	value from DDR3 data sheet.	minaria perioa (same barik). Obtain tili	Ŭ			
					period. Obtain this value from DDR3	data	MDCFG1	0x021B0010	0xFF538F64
tRPA	-	1	0008000	sheet.	,				
					ame bank). Obtain this value from DDF	R3			
tWR	15	8	00000E00	data sheet.					
		40			nmand cycle (all banks). Obtain this va				
tMRD	-	12	00000160	(tMRD.tMOD).	3 mode this field shoud be set to max				
tCWL	-	6	00000004	tCWL - CAS Write Latency. Ob		_			
tDLLK	-	512	01FF0000	tDLLK - DLL locking time. 512			Chip select 0 pin	Chip sele	ct 1 pin
4DTD	7.5		00000000	tRTP - Internal READ comman		A3		A4	
tRTP	7.5	4	000000C0	bank). Obtain this value from E tWTR - Internal WRITE to REA		A4		A3	
tWTR	7.5	4	00000018	value from DDR3 data sheet.		A5			
twitt	7.5	-	00000010	tRRD - Active to Active comma				A6	
tRRD	6	4	00000003	from DDR3 data sheet.	A6	A6		A5	
tXPR	170	91	005A0000	tXPR - Obtain this value from [A7	A7		A8	
SDE_to_RST	-	13	00000E00	SDE_to_RST	AB	A8		A7	
RST_to_CKE	-	32	00000021	RST_to_CKE	7.00			7-27	
					B0	80		B1	
		control bit setting	bit setting within	nl .	B1	B1		BO	
					51			50	
MMDC Control Parameter	N/A	(decimal)	register						
MMDC Control Parameter	N/A			CALIB_PER_CS: determines v	which chip select the associated calibra	ation			
	N/A		register	CALIB_PER_CS: determines v is targetted to. Set to 0 for CS0	which chip select the associated calibra or 1 for CS1. Note if both chip selects	ation	4		
MMDC Control Parameter CALIB_PER_CS	N/A			CALIB_PER_CS: determines visit targetted to. Set to 0 for CS0	which chip select the associated calibra or 1 for CS1. Note if both chip selects	ation are	1		
	N/A		register	CALIB_PER_CS: determines v is targetted to. Set to 0 for CS0 populated, recommend to set to ADDR_MIRROR: for DDR3, ac	which chip select the associated calibra or 1 for CS1. Note if both chip selects on ddress bits in the following pairs [A3,A4	ation are	1		
	N/A -		register	CALIB_PER_CS: determines v is targetted to. Set to 0 for CS0 nonulated recommend to set the ADDR_MIRROR: for DDR3, ac [A5,A6], [A7,A8], [B0,B1] are sv	which chip select the associated calibra or 1 for CS1. Note if both chip selects	ation are 4],	Noods to align		rd lavout
	N/A		register	CALIB_PER_CS: determines we is targetted to. Set to 0 for CSO nopulated, recommend to set it ADDR_MIRROR: for DDR3, ac [A5,A6], [A7,A8], [B0,B1] are surrouting of the DDR device on C the opposite side of the board of the device of the composite side of the board of the device of the composite side of the board of the device on C the composite side of the board of the device on C the composite side of the board of the device on C the composite side of the board of the device on C the composite side of the board of the composite side of the composite side of the board of the composite side of the board of the composite side side side	which chip select the associated calibrate or 1 for CS1. Note if both chip selects on 0. Iddress bits in the following pairs [A3,A-wapped from the MMDC to CS1 to aid S1. As DDR devices on CS1 are place from CS0, swapping these signals aids	ation are 4], in ed on	Needs to align	n with boar	
CALIB_PER_CS	N/A		negister	CALIB_PER_CS: determines we is targetted to. Set to 0 for CSO copulated, recommend to set to ADDR_MIRROR: for DDR3, ac [A5,A6], [A7,A8], [B0,B1] are surrouting of the DDR device on C the opposite side of the board of the board routing. If the board	which chip select the associated calibration or 1 for CS1. Note if both chip selects on 0. didress bits in the following pairs [A3,A4 wapped from the MMDC to CS1 to aid CS1. As DDR devices on CS1 are plac from CS0, swapping these signals aids enables this feature and routes these	ation are 4], in ed on s in		n with boar	
	N/A 		register	CALIB_PER_CS: determines we is targetted to. Set to 0 for CSO concludated, recommend to set the ADDR_MIRROR: for DDR3, ac [A5,A6], [A7,A8], [B0,B1] are surrouting of the DDR device on C the opposite side of the board routing. If the board signals accordingly, then set the	which chip select the associated calibrator 1 for CS1. Note if both chip selects 0.0 Iddress bits in the following pairs [A3,A4] wapped from the MMDC to CS1 to aid S1. As DDR devices on CS1 are plactor CS0, swapping these signals aids enables this feature and routes these is bit. Otherwise, this bit should be cle	ation are 4], in ed on s in	Sabre boards	n with boar don't popu	
CALIB_PER_CS ADDR_MIRROR	N/A	(decimal)	00000000 00080000	CALIB_PER_CS: determines we is targetted to. Set to 0 for CSO copulated recommend to set it. ADDR_MIRROR: for DDR3, ac [A5,A6], [A7,A8], [B0,B1] are surrouting of the DDR device on C the opposite side of the board the board routing. If the board signals accordingly, then set the LTID. Lattertcy hidring disable.	which chip select the associated calibrate or 1 for CS1. Note if both chip selects on 1 for CS1. Note if both chip selects on 1 for CS1. Note if both chip selects on 1 for 1	ation are 4], in ed on s in	Sabre boards	n with boar don't popu	
CALIB_PER_CS	N/A		negister	CALIB_PER_CS: determines we is targetted to. Set to 0 for CSO populated, recommend to set it ADDR_MIRROR: for DDR3, ac [A5,A6], [A7,A6], [B0,B1] are surouting of the DDR device on C the opposite side of the board the board routing. If the board signals accordingly, then set the LHD. Latency hiding disable. It latency hiding and improve per	which chip select the associated calibration or 1 for CS1. Note if both chip selects on 0. Iddress bits in the following pairs [A3,A4 wapped from the MMDC to CS1 to aid CS1. As DDR devices on CS1 are plac from CS0, swapping these signals aids enables this feature and routes these is bit. Otherwise, this bit should be cle ecomment to clear this bit to enable formance.	ation are 4], in ed on s in ared.		n with boar don't popu	
CALIB_PER_CS ADDR_MIRROR	- -	(decimal)	00000000 00080000	CALIB_PER_CS: determines we is targetted to. Set to 0 for CSO concluded recommend to set it ADDR_MIRROR: for DDR3, ac [A5,A6], [A7,A8], [B0,B1] are so routing of the DDR device on C the opposite side of the board the board routing. If the board signals accordingly, then set the CHD. Latency hiding disable. Ratency hiding and improve per WALAT: Write Additional latence.	which chip select the associated calibration or 1 for CS1. Note if both chip selects on 0. Iddress bits in the following pairs [A3,A4 wapped from the MMDC to CS1 to aid CS1. As DDR devices on CS1 are place from CS0, swapping these signals aids enables this feature and routes these is bit. Otherwise, this bit should be cle recommend to clear this bit to enable formance. Cy. Recommend to clear this bit. Process.	ation are 4], in ed on s in ared.	Sabre boards	n with boar don't popu	
CALIB_PER_CS ADDR_MIRROR		(decimal)	00000000 00080000	CALIB_PER_CS: determines we is targetted to. Set to 0 for CSO populated recommend to set to ADDR_MIRROR: for DDR3, at [A5,A6], [A7,A8], [B0,B1] are surrouting of the DDR device on Cothe opposite side of the board the board routing. If the board signals accordingly, then set the LHD. Latericy hiding disable. It latericy hiding and improve per WALAT: Write Additional lateric board design should ensure the	which chip select the associated calibration or 1 for CS1. Note if both chip selects on 0. Iddress bits in the following pairs [A3,A4 wapped from the MMDC to CS1 to aid CS1. As DDR devices on CS1 are plac from CS0, swapping these signals aids enables this feature and routes these is bit. Otherwise, this bit should be cle ecomment to clear this bit to enable formance.	ation are 4], in ed on s in ared.	Sabre boards CS1, so clear	with boar don't popu this bit	ulate
CALIB_PER_CS ADDR_MIRROR		(decimal)	00000000 00080000	CALIB_PER_CS: determines we is targetted to. Set to 0 for CSO populated recommend to set to ADDR_MIRROR: for DDR3, at [A5,A6], [A7,A8], [B0,B1] are surrouting of the DDR device on Cothe opposite side of the board the board routing. If the board signals accordingly, then set the LHD. Latericy hiding disable. It latericy hiding and improve per WALAT: Write Additional lateric board design should ensure the	which chip select the associated calibration of 1 for CS1. Note if both chip selects on didress bits in the following pairs [A3,A wapped from the MMDC to CS1 to aid SS1. As DDR devices on CS1 are place from CS0, swapping these signals aids enables this feature and routes these is bit. Otherwise, this bit should be cle tecommend to clear this bit to enable formance. cy. Recommend to clear these bits. Proat the DDR3 devices are placed close	ation are 4], in ed on s in ared.	Sabre boards	n with boar don't popu	
CALIR PER CS ADDR_MIRROR LHD WALAT		(decimal)	00000000 00000000	CALIB_PER_CS: determines was targetted to. Set to 0 for CSO copulated recommend to set the ADDR_MIRROR: for DDR3, as [A5,A6], [A7,A8], [B0,B1] are surouting of the DDR device on Cothe opposite side of the board the board routing. If the board signals accordingly, then set the LHD. Latency hiding and improve per WALAT: Write Additional latenboard design should ensure the enough to the MMDC to ensure than 1 cycle. BI_ON: Bank Interleaving On.	which chip select the associated calibration of 1 for CS1. Note if both chip selects on didress bits in the following pairs [A3,4x apped from the MMDC to CS1 to aid S1. As DDR devices on CS1 are plac from CS0, swapping these signals aids enables this feature and routes these is bit. Otherwise, this bit should be cleated and the commend to clear this bit to enable formance. Cy. Recommend to clear these bits. Pratt the DDR3 devices are placed close the shew between CLK and DQS is I Recommend to set this bit to enable bits.	ation are ation in ed on s in ared.	Sabre boards CS1, so clear	with boar don't popu this bit	ulate
CALIR PER CS ADDR_MIRROR LHD WALAT BI_ON		(decimal) 1 0 0 1 1 1 1 1 1 1 1 1 1	00000000 00000000 00000000 00001000	CALIB_PER_CS: determines we is targetted to. Set to 0 for CSO populated recommend to set it. ADDR_MIRROR: for DDR3, ac [A5,A6], [A7,A8], [B0,B1] are surouting of the DDR device on Country the board routing. If the board signals accordingly, then set the LTD. Lattency hiding and improve per WALAT: Write Additional latent board design should ensure the enough to the MMDC to ensure than 1 cycle. BI_ON: Bank Interleaving On. Interleaving; improves performations.	which chip select the associated calibration of 1 for CS1. Note if both chip selects on 1 for CS1. Note if both chip selects on 1 for CS1. Note if both chip selects on 1 for CS1. Note if both chip selects on 1 for CS1 to aid separate the select from CS0, swapping these signals aid enables this feature and routes these its bit. Otherwise, this bit should be cle recommend to clear this bit to enable formance. Cy. Recommend to clear these bits. Prat the DDR3 devices are placed close the shew between CLK and DQS is I Recommend to set this bit to enable bance.	ation are ation in ed on s in ared.	Sabre boards CS1, so clear	with boar don't popu this bit	ulate
CALIR PER CS ADDR_MIRROR LHD WALAT		(decimal) 0 1 0	00000000 00000000	CALIB_PER_CS: determines we is targetted to. Set to 0 for CSO conculated recommend to set it ADDR_MIRROR: for DDR3, ac [A5,A6], [A7,A8], [B0,B1] are surrouting of the DDR device on the opposite side of the board the board routing. If the board signals accordingly, then set the LHD. Latency hiding and improve per WALAT: Write Additional latent board design should ensure the enough to the MMDC to ensure than 1 cycle. BI_ON: Bank Interleaving On. Interleaving; improves performs. Set to 0; not applicable to DDR	which chip select the associated calibration or 1 for CS1. Note if both chip selects on 0. Iddress bits in the following pairs [A3,A-wapped from the MMDC to CS1 to aid S1. As DDR devices on CS1 are place from CS0, swapping these signals aidsenables this feature and routes these its bit. Otherwise, this bit should be cle eccommend to clear this bit to enable formance. Cy. Recommend to clear these bits. Prat the DDR3 devices are placed close the shew between CLK and DQS is I Recommend to set this bit to enable because.	ation are 4], in ed on s in ared.	Sabre boards CS1, so clear	with boar don't popu this bit	ulate
ADDR_MIRROR LHD WALAT BI_ON LPDDR2_S2		(decimal) 0 1 0 0 1 0	00000000 00000000 00000000 00001000 000000	CALIB_PER_CS: determines was targetted to. Set to 0 for CSO conculated recommend to set to ADDR_MIRROR: for DDR3, as [A5,A6], [A7,A8], [B0,B1] are surouting of the DDR device on Cithe opposite side of the board in the board routing. If the board is ginals accordingly, then set the Lifb_Larency hiding disable. Relatency hiding and improve per WALAT: Write Additional lateruboard design should ensure the enough to the MMDC to ensure than 1 cycle. BI_ON: Bank Interleaving On. Interleaving; improves performs Set to 0; not applicable to DDR MIF3_MODE: Command predi	which chip select the associated calibration of 1 for CS1. Note if both chip selects on 1 for CS1. Note if both chip selects on 1 for CS1. Note if both chip selects on 1 for CS1. Note if both chip selects on 1 for CS1 to aid separate the select from CS0, swapping these signals aid enables this feature and routes these its bit. Otherwise, this bit should be cle recommend to clear this bit to enable formance. Cy. Recommend to clear these bits. Prat the DDR3 devices are placed close the shew between CLK and DQS is I Recommend to set this bit to enable bance.	ation are 4], in ed on s in ared.	Sabre boards CS1, so clear	with boar don't popu this bit	ulate
ADDR_MIRROR LHD WALAT BI_ON LPDDR2_S2 MIF3_MODE		(decimal) 0 1 0 0 1 0 1 0 3	00000000 00000000 00000000 00000000 0000	CALIB_PER_CS: determines was targetted to. Set to 0 for CSO conculated recommend to set to ADDR_MIRROR: for DDR3, as [A5,A6], [A7,A8], [B0,B1] are surouting of the DDR device on Cithe opposite side of the board in the board routing. If the board is goals accordingly, then set the Lifb_Larency hiding disable. Relatency hiding and improve per WALAT: Write Additional lateruboard design should ensure the enough to the MMDC to ensure than 1 cycle. BI_ON: Bank Interleaving On. Interleaving; improves performs Set to 0; not applicable to DDR MIF3_MODE: Command prediperformance.	which chip select the associated calibration or 1 for CS1. Note if both chip selects on 0. Iddress bits in the following pairs [A3,A4 wapped from the MMDC to CS1 to aid SS1. As DDR devices on CS1 are place from CS0, swapping these signals aidsenables this feature and routes these is bit. Otherwise, this bit should be cle recommend to clear this bit to enable formance. Cy. Recommend to clear these bits. Prat the DDR3 devices are placed close the shew between CLK and DQS is I Recommend to set this bit to enable be ance. 3. ction working mode; set to 0x3 for optical control of the co	attion are 41], in eed on s in ared.	Sabre boards CS1, so clear	with boar don't popu this bit	ulate
ADDR_MIRROR LHD WALAT BI_ON LPDDR2_S2		(decimal) 0 1 0 0 1 0	00000000 00000000 00000000 00001000 000000	CALIB_PER_CS: determines visit argetted to. Set to 0 for CSO oppulated recommend to set to 1 ADDR_MIRROR: for DDR3, at [A5,A6], [A7,A8], [B0,B1] are surrouting of the DDR device on C the opposite side of the board it the board routing. If the board signals accordingly, then set the LHD. Latency hiding and improve per WALAT: Write Additional latent board design should ensure thenough to the MMDC to ensure than 1 cycle. BI_ON: Bank Interleaving On. interleaving; improves perform Set to 0; not applicable to DDR MIF3_MODE: Command prediperformance. RALAT: Read Additional Latent	which chip select the associated calibration of 1 for CS1. Note if both chip selects on 1 for CS1. Note if both chip selects on 1 for CS1. Note if both chip selects on 1 for CS1 in aid dress bits in the following pairs [A3,A4] wapped from the MMDC to CS1 to aid is 1. As DDR devices on CS1 are place from CS0, swapping these signals aid enables this feature and routes these is bit. Otherwise, this bit should be cle recommend to clear this bit to enable formance. Cy. Recommend to clear these bits. Protect the DDR3 devices are placed close the shew between CLK and DQS is I Recommend to set this bit to enable beance. 33. Ction working mode; set to 0x3 for opticity. Set to 0x5 for optimal performance.	ation are 41], in ed on s in ared.	Sabre boards CS1, so clear	with boar don't popu this bit	0x00081740
ADDR_MIRROR LHD WALAT BI_ON LPDDR2_S2 MIF3_MODE		(decimal) 0 1 0 0 1 0 1 0 3	00000000 00000000 00000000 00000000 0000	CALIB_PER_CS: determines we is targetted to. Set to 0 for CSO conculated recommend to set it. ADDR_MIRROR: for DDR3, at [A5,A6], [A7,A8], [B0,B1] are surrouting of the DDR device on C the opposite side of the board the board routing. If the board signals accordingly, then set the Linb. Latency hiding and improve per WALAT: Write Additional latent board design should ensure the enough to the MMDC to ensure than 1 cycle. BI_ON: Bank Interleaving On. Interleaving; improves perform Set to 0; not applicable to DDR MIF3_MODE: Command prediperformance. RALAT: Read Additional Latent DDR_4_BANK: set to 0 for 8 b.	which chip select the associated calibration of 1 for CS1. Note if both chip selects on 1 for CS1. Note if both chip selects on 1 for CS1. Note if both chip selects on 1 for CS1. Note if both chip selects on 1 for CS1 to aid sepped from the MMDC to CS1 to aid can be considered in the control of the contro	attion ared.	Sabre boards CS1, so clear	with boar don't popu this bit	0x00081740
ADDR_MIRROR LHD WALAT BI_ON LPDDR2_S2 MIF3_MODE RALAT		(decimal) 1 0 1 0 1 0 3 5	00000000 00000000 00000000 00000000 0000	CALIB_PER_CS: determines we is targetted to. Set to 0 for CSO conculated recommend to set it. ADDR_MIRROR: for DDR3, ac [A5,A6], [A7,A8], [B0,B1] are surrouting of the DDR device on C the opposite side of the board the board routing. If the board signals accordingly, then set the Life. Latency hiding and improve per WALAT: Write Additional latenth board design should ensure the enough to the MMDC to ensure the hiding and improves performs to interleaving; improves perform Set to 0; not applicable to DDR MIF3_MODE: Command prediperformance. RALAT: Read Additional Laten DDR_4_BANK: set to 0 for 8 bit taken from the Device Informat.	which chip select the associated calibration of 1 for CS1. Note if both chip selects on 1 for CS1. Note if both chip selects on 1 for CS1. Note if both chip selects on 1 for CS1 in aid dress bits in the following pairs [A3,A4] wapped from the MMDC to CS1 to aid is 1. As DDR devices on CS1 are place from CS0, swapping these signals aid enables this feature and routes these is bit. Otherwise, this bit should be cle recommend to clear this bit to enable formance. Cy. Recommend to clear these bits. Protect the DDR3 devices are placed close the shew between CLK and DQS is I Recommend to set this bit to enable beance. 33. Ction working mode; set to 0x3 for opticity. Set to 0x5 for optimal performance.	attion ared.	Sabre boards CS1, so clear	n with boar don't popu this bit	oxooo81740
CALIB_PER_CS ADDR_MIRROR LHD WALAT BI_ON LPDDR2_S2 MIF3_MODE RALAT DDR_4_BANK		(decimal) 0 1 0 1 0 1 0 3 5	00000000 00000000 00000000 00000000 0000	CALIB_PER_CS: determines vis targetted to. Set to 0 for CSO populated recommend to set the ADDR_MIRROR: for DDR3, at [A5,A6], [A7,A8], [B0,B1] are surouting of the DDR device on C the opposite side of the board the board routing. If the board signals accordingly, then set the LHD. Latency hiding and improve per WALAT: Write Additional latenboard design should ensure the enough to the MMDC to ensure than 1 cycle. BI_ON: Bank Interleaving On. Interleaving; improves performset to 0; not applicable to DDR MIF3_MODE: Command prediperformance. RALAT: Read Additional Laten DDR_4_BANK: set to 0 for 8 b taken from the Device Informat the table above.	which chip select the associated calibration of 1 for CS1. Note if both chip selects on 1 for CS1. Note if both chip selects on 1 for CS1. Note if both chip selects on 1 for CS1. Note if both chip selects on CS1 are placed from CS0, swapping these signals aids enables this feature and routes these is bit. Otherwise, this bit should be cleated in the commend to clear this bit to enable formance. The commend to clear this bit to enable be accepted at the DDR3 devices are placed close to the shew between CLK and DQS is In the Commend to set this bit to enable be ance. The commend to set this bit to enable be ance. The commend to set this bit to enable be ance. The commend to set this bit to enable be ance. The commend to set this bit to enable be ance. The commend to set this bit to enable be ance. The commend to set this bit to enable be ance. The commend to set this bit to enable be ance.	attion ared.	Sabre boards CS1, so clear	n with boar don't popu this bit	oxooo81740
ADDR_MIRROR LHD WALAT BI_ON LPDDR2_S2 MIF3_MODE RALAT		(decimal) 1 0 1 0 1 0 3 5	00000000 00000000 00000000 00000000 0000	CALIB_PER_CS: determines we is targetted to. Set to 0 for CSO conculated recommend to set it. ADDR_MIRROR: for DDR3, ac [A5,A6], [A7,A8], [B0,B1] are surrouting of the DDR device on C the opposite side of the board the board routing. If the board signals accordingly, then set the Life. Latency hiding and improve per WALAT: Write Additional latenth board design should ensure the enough to the MMDC to ensure the hiding and improves performs to interleaving; improves perform Set to 0; not applicable to DDR MIF3_MODE: Command prediperformance. RALAT: Read Additional Laten DDR_4_BANK: set to 0 for 8 bit taken from the Device Informat.	which chip select the associated calibration of 1 for CS1. Note if both chip selects on 1 for CS1. Note if both chip selects on 1 for CS1. Note if both chip selects on 2 for CS1 in the following pairs [A3,A4] wapped from the MMDC to CS1 to aid is 1. As DDR devices on CS1 are place from CS0, swapping these signals aid enables this feature and routes these is bit. Otherwise, this bit should be cle recommend to clear this bit to enable formance. Cy. Recommend to clear these bits. Protect the DDR3 devices are placed close the shew between CLK and DQS is Incommend to set this bit to enable because. Recommend to set this bit to enable because. Cition working mode; set to 0x3 for optimal performance and the Dx of the protection working the control of	attion ared.	Sabre boards CS1, so clear	n with boar don't popu this bit	oxooo81740

Because this is a dedicated DDR3 programming aid, these values are pre-set and not to be changed



	0-11-1-151						
	Calculated End Address (starting at		bit setting within				Register value
MMDC Parameter	offset 0x10000000)	control bit setting (decimal)	register	Notes	Register name	Register address	(HEX)
				Note: DO NOT change the values directly in these cells, instead, program the Density of			
				each DDR device and number of devices in the cells at the top of the page. End Address			
				is calculated from cells above: Density of each DDR device multiplies by the number of	MDASP	0x021B0040	0x00000027
				devices per chip select, then add offset of 256MB. Note that the total DDR density on CS0 is offset by 0x1000000, which is the starting address of the CS0 memory region. Hence	WEAG	0.02100040	0.00000027
CS0 END	0x50000000	39	00000027	the CS0 END is the sum of the DDR density on CS0 with offset 0x10000000.			
MMDC Control Parameter	N/A	control bit setting (decimal)	bit setting within register	Notes	Register name	Register address	Register value (HEX)
MIMIDE CONTROL Parameter	I N/A	control bit setting (decimal)	register	Notes	Register flame	Register address	(NEX)
				On chip ODT byte3 resistor - This field determines the Rtt_Nom of the on chip ODT byte3			
	/			resistor during read accesses. For x64 configuration, this applies to byte 7 with register			
	/			address at 0x021B4818. 000 Rtt Nom Disabled.			
				001 Rtt_Nom 120 Ohm/75 Ohm			
				010 Rtt_Nom 60 Ohm/150 Ohm (default setting for FSL boards)			
				011 Rtt_Nom 40 Ohm/50 Ohm 100 Rtt Nom 30 Ohm/37.5 Ohm			
				101 Rtt_Nom 24 Ohm/30 Ohm			
				110 Rtt_Nom 20 Ohm/25 Ohm			
ODT3_INT_RES	-	1	00020000	111 Rtt_Nom 17 Ohm/21 Ohm On chip ODT byte2 resistor - This field determines the Rtt_Nom of the on chip ODT byte2			
/				resistor during read accesses. For x64 configuration, this applies to byte 6 with register			
ODT2_INT_RES	-	1	00002000	address at 0x021B4818.			
				On chip ODT byte1 resistor - This field determines the Rtt_Nom of the on chip ODT byte1 resistor during read accesses. For x64 configuration, this applies to byte 5 with register			
ODT1 INT RES	_	1	00000200	address at 0x021B4818.			
7				On chip ODT byte0 resistor - This field determines the Rtt_Nom of the on chip ODT byte0			
ODTO INT RES		4	00000020	resistor during read accesses. For x64 configuration, this applies to byte 4 with register address at 0x021B4818.			
ODTO_IIVI_RES	-	·	00000020	Active read CS ODT enable. The bit determines if ODT pin of the active CS will be			
/				asserted during read accesses.	\		
/				Active CS ODT pin is disabled during read access. Active CS ODT pin is enabled during read access.	\		
ODT RD ACT EN	_	0	00000000	This is generally not set for Freescale boards		0x021B0818	
951,155,161,211		v	0000000	Inactive read CS ODT enable. The bit determines if ODT pin of the inactive CS will be	MPODTCTRL	0x021B4818	0x00011117
/				asserted during read accesses.		0.02154010	
l /				Inactive CS ODT pin is disabled during read accesses to other CS. Inactive CS ODT pin is enabled during read accesses to other CS.			
				For Freescale boards with devices on both chip selects, this bit is generally set as the			
1				board layout considers termination applied for the non-active chip select device. For			
ODT RD PAS EN	_	1	0000004	boards with a device on only one chip select, this bit can be cleared, however, leaving it set should not cause any issues.			
<u> </u>				Active write CS ODT enable. The bit determines if ODT pin of the active CS will be			
				asserted during write accesses.	I		
				Active CS ODT pin is disabled during write access. Active CS ODT pin is enabled during write access.	/		
	-			For Freescale boards with devices on both chip selects, this bit is generally set. In some	I		
				cases, the board may be designed to account for the termination of only the other	/		
				(passive) device during writes, hence this bit can be cleared. However, even in such a case, leaving it set does not cause any issues. For boards with only one chip select	/		
ODT_WR_ACT_EN		1	00000002	populated, it is recommended to set this bit. Hence, by default, this bit remains set.	/		
				Inactive write CS ODT enable. The bit determines if ODT pin of the inactive CS will be	/		
I \				asserted during write accesses. 0 Inactive CS ODT pin is disabled during write accesses to other CS.	/		
I \				1 Inactive CS ODT pin is disabled during write accesses to other CS.	/		
\				For Freescale boards with devices on both chip selects, this bit is generally set as the			
I \				board layout considers termination applied for the non-active chip select device. For boards with a device on only one chip select, this bit can be cleared, however, leaving it			
ODT WR PAS EN	_	1	00000001	set should not cause any issues.			
1							

This gets calculated from the "density parameter per chip select "(cell C21). You can click on the cells to see the following formulas:

="0x"&DEC2HEX(((C21*1024*1024*1024)/8+ 256*1024*1024), 8)

=((((C19*C20*1024*1024*1024)/8+ 256*1024*1024)/(32*1024*1024))-1)


More details of this in the next slide



 MDASP: CS0_END defines the absolute last address associated with CS0 with increments of 256Mb (32MB) CS0 END bit settings:

```
Register bit setting
  0000000 - 256Mb(32MB)
 0000001 - 512Mb
 0000010 - 768Mb
 0011111 - 8Gb (1GB)
 0111111 - 16Gb (2GB)
 1111111 - 32Gb (4GB)
```

- > Note, these offsets start from address 0x0, in general CS0 starts at 0x10000000; these are not offsets from 0x10000000!
- > So, a CS0 END setting of 0000000 means that CS0 ends at 0x02000000 (before it begins).. Yeah, this setting is meaningless
 - Actually, any setting from 0000000 to 0000111 is meaningless (0000111 is 256MB (2Gb) which is 0x10000000)
 - Example, assume there is 1GB (8Gbits) of DDR3 memory on CS0



To calculate CS0 END setting, first remember this is the absolute address starting from 0x0. Next, as seen in the figure above, calculate the end address of CS0 by adding the DRAM density to 0x10000000. Now that we have the end (absolute) address, take this value and divide by 256MB (32MB) then subtract 1 (since CS0_END = 0 starts at 256Mb).

Taking the example above, density = 1GB, so CS0 end is 0x10000000 + 0x40000000 = 0x50000000(0x50000000 / 0x2000000) - 1 = 39 decimal (or 0x27) (or 0100111)

Generically: [(0x10000000 + density_MB) / 0x2000000] - 1 = CS0_END setting

32MB = 0x20000000






- DDR mapping to MMDC controller ports
 - Section 2.3 of the Reference Manual
 - Specifies the DDR setting used by the Network Interconnect Bus System
 - Must be set correctly for the AXI bus (or buses) to work with the MMDCs.
 - Allowed values:
 - '00 Fixed memory Map for use with DDR3 memory (Default)
 - '01 Fixed memory Map for use with LPDDR2 memory
 - '10 Interleaved memory Map for use with 2-channel LPDDR2 memory.
- Can be set by customer in one of two ways:
 - BTCFG3[5:4] pins EIM_A20 (bit4), EIM_A21 (bit5)
 - Blow internal OTP fuses for BTCFG3[5:4]
 - Un-documented register 0x00B00000 allows Freescale to override external settings.
- Interleaving is done internal to the NIC-301 controller
 - Memory enters MMDC already addressed for 2-channel mode, except:
 - Channel 0 starts at 0x88000000
 - Channel 1 starts at 0x08000000





MDASP: CS0 END 2-channel LPDDR2: "Fixed Mode"

- Each channel has a set starting address
 - Channel 0: 0x80000000
 - Channel 1: 0x10000000
- You can use a 1-channel LPDDR2 device, need to pick a channel (channel 0 is most common choice)
 - MX6SL (aka Megrez) only has channel 0, so MMDC DRAM memory space starts at 0x80000000
- For MX6DQ (Arik) and MX6DL (Rigel), there are two MDASP:CS0 END, one for each LPDDR2 channel



Calculate CS0 END for each channel

Channel 0: [(0x80000000 + density_MB) / 0x2000000] – 1

Example1: 2 chip select, each with 512MB, CS0_END=[(0x80000000+0x20000000)/0x2000000]-1=0x4F Example2: 2 chip select, each with 256MB, CS0_END=[(0x80000000+0x10000000)/0x2000000]-1=0x47

Channel 1: [(0x10000000 + density MB) / 0x2000000] – 1 (not for MX6SL)

Example1: 2 chip select, each with 512MB, CS0_END=[(0x10000000+0x20000000)/0x2000000]-1=0x17

Example2: 2 chip select, each with 256MB, CS0_END=[(0x10000000+0x10000000)/0x2000000]-1=0xF





- MDASP: CS0_END 2-channel LPDDR2: "Interleaved Mode"
- · Slightly different.
 - Each channel has a set starting address
 - Channel 0: 0x88000000
 - Channel 1: 0x08000000

Calculate CS0_END for each channel

Channel 0: [(0x88000000 + density_MB) / 0x2000000] – 1

Example1: 2 chip select, each with 512MB, CS0_END=[(0x88000000+0x20000000)/0x2000000]-1=0x53

Example2: 2 chip select, each with 256MB, CS0_END=[(0x88000000+0x10000000)/0x2000000]-1=0x4B

- Channel 1: [(0x08000000 + density_MB) / 0x2000000] - 1

Example 1: 2 chip select, each with 512MB, CS0_END=[(0x08000000+0x20000000)/0x20000000]-1=0x13

Example2: 2 chip select, each with 256MB, CS0_END=[(0x08000000+0x10000000)/0x2000000]-1=0xB





DDR3 MR2 Parameter or MMDC		control bit setting	bit setting				Register
MDSCR Parameter	N/A	(decimal)	within register		Register name	Register address	value (HEX)
MD0 DTT			0.4000000	Dynamic ODT (RTT(WR)). 00-disable; 01-RZQ/4; 10-RZQ/2; 11-			
MR2: RTT MR2: SRT	-	2	04000000	reserved (RZQ=240ohm)	Mode Reg	ictor #	
MR2: SRT MR2: ASR	-	0	00000000	SRT: Self refresh temperature, set to 0 for normal operation ASR: Auto self refresh, set to 0 for normal operation	wode iteg	13161 #	
MRZ: ASR	-	0	00000000	CAS Write Latency. This value is taken from the MMDC tCWL			
				parameter setting above. Do not modify this bit as it is			
MR2: CWL	_	6	00080000	automatically programmed.	MDSCR	0x021B001C	0x04088032
CON REQ	_	1	00080000	Configuration request - set to 1 for this operation.			
WL EN	-	0	90000000	Set to 0; not applicable to mode register programming.	1		
CMD	-	3	00000000	CMD: set to 0x3 for load mode register command.			
CMD CS	_	0	00000000	Determines which chip select command is targetted to.	1		
CMD BA		2	00000000	CMD_BA - set to 0x2 for MR2	1		
		_	1	CIVID BA - Set to 0X2 for IVIR2			
DDR3 MR3 Parameter or MMDC		control bit setting	bit setting	ſ/		L	Register
MDSCR Parameter	N/A	(decimal)	within register	Notes	Register name	Register address	value (HEX)
MR3: MPR	-	0	00000000	MPR enable - set to 0 for normal operation	l .		
MR3: MPR_RF	-	0	00000000	Set to 0 for normal operation			
CON_REQ	-		00080000	Configuration request - set to 1 for this operation.			
WL_EN		0	00000000	Set to 0; not applicable to mode register programming.	MDSCR	0x021B001C	0x00008033
CMD		3	00000030	CMD: set to 0x3 for load mode register command.			
CMD_CS		0	00000000	Determines which chip select command is targeted to.			
CMD_BA		3	00000003	CMD_BA - set to 0x3 for MR3			
DDR3 MR1 Parameter or MMDC		control bit setting	bit setting				Register
MDSCR Parameter	N/A	(decimal)	within register	Notes	Register name	Register address	
MR1: Q Off	-	0	00000000	Set to 0 for normal operation	·		
				Termination data strobe (TDQS) is a function of the x8 DDR3	1		
MR1: TDQS	-	0	00000000	SDRAM configuration; set to 0 for x16 and x32 memories			
MR1: RTT (M9)	-	0	00000000	On-die termination (ODT) resistance RTT. 000-disabled; 001-	1		
MR1: RTT (M6)	-	0	00000000	RZQ/4; 010-RZQ/2; 011-RZQ/6; 100-RZQ/12; 101-RZQ/8;			
MR1: RTT (M2)	-	1	00040000	110&111-reserved (RZQ=240ohm)			
MR1: WL	-	0/	00000000	Write leveling enable - set to 0 for normal operation	1		
MR1: ODS (M5)	-	0	00000000	Output Drive Strength: 00-RZQ/6 (40ohm); 01-RZQ/7 (34ohm);	1	0.00450040	
MR1: ODS (M1)	-	0	00000000	10&11-reserved	MDSCR	0x021B001C	0x00048031
MR1: AL	-	0	00000000	AL: Additive Latency, set to 0	1		
MR1:DLL	- /	0	00000000	DLL Enable - set to 0	1		
CON REQ	. /	1	0008000	Configuration request - set to 1 for this operation.	1		
WL EN	-/	0	00000000	Set to 0; not applicable to mode register programming.	1		
CMD		3	00000030	CMD: set to 0x3 for load mode register command.	1		
CMD CS	/ .	0	00000000	Determines which chip select command is targeted to.	1		
CMD_BA	-	1	00000001	CMD_BA - set to 0x1 for MR1	1		
DDR3 MR0 Parameter or MMDC		control bit setting	bit setting				Register
MDSCR Parameter	N/A	(decimal)	within register	Notes	Register name	Register address	
MR0: PD	- N/A	0	00000000	Precharge power-down (PD) - set to 0 for normal operation	Register flame	Register address	value (IILA)
MINO. FD	-	U	00000000	Write recovery, 000-16; 001-5; 010-6; 011-7; 100-8; 101-10; 110-	1		
MR0: WR	_	4	08000000	12; 111-14. Make sure to match MMDC tWR.			
MR0: DLL	-	1	01000000	DLL reset - set to 1 to reset DLL; self clearing	1		
MR0: BT	-	0		Burst type: set to 0			
MR0: B1 MR0: CL (M6)	-	1	00400000	Durst type. Set to 0	1		
MR0: CL (Mb) MR0: CL (M5)	-	0	00000000	CAS lotonov: 0010 5: 0100 6:0110 7:1000 8: 1010 0: 1100 40:			
MR0: CL (M3)	-	0	00000000	CAS latency: 0010-5; 0100-6;0110-7;1000-8; 1010-9; 1100-10; 1110-11; 0001-12; 0011-13. Make sure to match CAS to MMDC	MDSCR	0x021B001C	0x09408030
MR0: CL (M2)	-	0	00000000	tCL	WIDSCK	OXUZ IBUUIC	0209400030
MR0: CL (M2) MR0:BL	-	0	00000000	Burst length - set to 00 for fixed 8 burst length	l		
CON REQ	-	1	00008000	Configuration request - set to 1 for this operation.	1		
WL EN	_	0	00000000				
WL_EN CMD	-	3	00000000	Set to 0; not applicable to mode register programming.	ł		
CMD CS	-	0	00000000	CMD: set to 0x3 for load mode register command.	ł		
	-			Determines which chip select command is targeted to.	1		
CMD_BA	-	0	00000000	CMD_BA - set to 0x0 for MR0			



If CS1 populated							
DDR3 MR2 Parameter or MMDC MDSCR Parameter	N/A	control bit setting (decimal)	bit setting within register	Notes	Register name	Register address	Register value (HEX)
MDs DTT				Dynamic ODT (RTT(WR)). 00-disable; 01-RZQ/4; 10-RZQ/2; 11-			
MR2: RTT	-	2		reserved (RZQ=240ohm)			
MR2: SRT	-	0	00000000	SRT: Self refresh temperature, set to 0 for normal operation			
MR2: ASR	-	0	00000000	ASR: Auto self refresh, set to 0 for normal operation			
				CAS Write Latency. This value is taken from the MMDC tCWL			
				paramter setting above. Do not modify this bit as it is automatically			
MR2: CWL	-	6		programmed.	MDSCR	0x021B001C	0x0408803A
CON REQ	-	1		Configuration request - set to 1 for this operation.			
WL EN	-	0	1	Set to 0; not applicable to mode register programming.			
CMD	-	3	00000030	CMD: set to 0x3 for load mode register command.			
CMD CS	-	1	00000008	Determines which chip select command is targetted to.			
CMD_BA	-	2	00000002	CMD_BA - set to 0x2 for MR2			
				-			
DDR3 MR3 Parameter or MMDC		control bit setting	bit setting		·		Register
MDSCR Parameter	N/A	(decimal)	within register	Notes	Register name	Register address	•



Rest of CS1 mode register programming is exactly the same as CS0

- If board doesn't populate CS1, can still perform mode register writes to CS1 even though nothing there, but preferably...
- Other option, remove CS1 mode register writes in "RealView .inc file" tab:

// Mode register writes			
setmem /32	0x021b001c =	0x04088032	// MMDC0_MDSCR, MR2 write, CS0
setmem /32	0x021b001c =	0x00008033	// MMDC0_MDSCR, MR3 write, CS0
setmem /32	0x021b001c =	0x00048031	// MMDC0_MDSCR, MR1 write, CS0
setmem /32	0x021b001c =	0x09408030	// MMDC0 MDSCR, MR0 write, CS0
setmem /32	0x021b001c =	0x04008040	// MMDC0 MDSCR, ZQ calibration command sent to device on CS0
setmem /32	0x021b001c =	0x0408803A	// MMDC0_MDSCR, MR2 write, CS1
setmem /32	0x021b001c =	0x0000803B	// MMDC0 MDSCR, MR3 write, CS1
setmem /32	0x021b001c =	0x00048039	// MMDC0_MDSCR, MR1 write, CS1
setmem /32	0x021b001c =	0x09408038	// MMDC0 MDSCR, MR0 write, CS1
setmem /32	0x021b001c =	0x04008048	// MMDC0 MDSCR, ZQ calibration command sent to device on CS1
setmem /32	0x021b0020 =	0x00005800	// MMDC0 MDREF
setmem /32	0x021b0818 =	0x00022227	// DDR_PHY_P0_MPODTCTRL
setmem /32	0x021b4818 =	0x00022227	// DDR_PHY_P1_MPODTCTRL





The final configurable parameters in the Register Configuration tab – calibration values

> Register Register Register name address value (HEX) MPDGCTRL0 PHY0 0x021b083c 0x434b0350 0x034c0359 MPDGCTRL1 PHY0 0x021b0840 MPDGCTRL0 PHY1 0x021b483c 0x434b0350 These parameters are determined after running calibration. The parameters MPDGCTRL1 PHY1 0x021b4840 0x03650348 provided here are from Freescale's development board and will work as MPRDDLCTL PHY0 0x021b0848 0x4436383b initial values. Update these values after running calibration. MPRDDLCTL PHY1 0x021b4848 0x39393341 MPWRDLCTL PHY0 0x021b0850 0x35373933 MPWRDLCTL PHY1 0x48254a36 0x021b4850 0x001F001F MPWLDECTRL0 PHY0 0x021b080c These are for write leveling calibration, which is needed for fly-by board MPWLDECTRL1 PHY0 0x021b0810 0x001F001F layout topology 0x00440044 MPWLDECTRL0 PHY1 0x021b480c MPWLDECTRL1 PHY1 0x021b4810 0x00440044

Read DQS gating

Read delay line: read DQS-to-DQ delay

Write delay line: write DQS-to-DQ delay

Write leveling

If you run calibration, then you can update these values with the values found in calibration

more on calibration later ...











www.Freescale.com