

# Designing with I<sup>2</sup>C-Bus Devices

Emmanuel T. Nana

Technical Marketing Manager  
Secure Interfaces & Power

June 2019 | Session #AMF-IND-T3704



SECURE CONNECTIONS  
FOR A SMARTER WORLD

# NXP Secure Interfaces & Power Solutions

## Signal Integrity & Routing Solutions

- Signal Switches & Re-drivers
  - USB 3.1, USB Type-C
  - Thunderbolt
  - PCIe, SATA, SAS
  - DP, HDMI, VGA
  - Audio, Data
  - Memory Interface

Industry leader in high-speed switching.  
Lowest-power consumption re-drivers

## Load Switches

- Over Voltage Protection
- Over Current Protection
- Reverse Current Protection
- Under voltage Lockout
- Thermal Shutdown
- Low  $R_{ON}$
- Low Quiescent Current

HV Load switching with 100V surge protection.

## Interface Solutions

- DisplayPort Bridges
- UARTS
- Comparators
- I<sup>2</sup>C Bus Buffers
- I<sup>2</sup>C Bus Controllers
- I<sup>2</sup>C Muxes & Switches
- Voltage Level Translators

Industry's largest I<sup>2</sup>C Portfolio for Mobile, Computing and Industrial.

## Wireless Connectivity & Smart Sensor Solutions

- NTAG Smart Sensors
- NFMI Radio
- Audio over BLE
  - Transceivers
  - LNA's
  - Mixers
  - Switches
- RF & IF Discretes

Integrated temperature logging solutions.  
Ultra low-power single-chip solution, providing robust wireless audio streaming.

## Security & Authentication

- Anti-Counterfeit Solution

Industry's smallest package with lowest power.

## Power Solutions

- USB Power Delivery
- AC-DC Controllers
- DC-DC Boost Converters
- Direct Charging (Rapid Battery Charging)
- Wireless Charging (Qi/A4WP)
- Micro-PMIC
- Powerline Communication Modem

High efficiency power conversion.  
Support of multi-charging protocols (Direct, USB-PD, QC, BC1.2, and proprietary).

## Bus Peripherals

- Real Time Clocks
- GPIO Expanders
- Temperature Sensors
- LCD Drivers
- LED Controllers
- Capacitive Sensors
- Stepper Motor Controllers
- EEPROM
- Watch IC
- Data Converter
- DIP Switches

Ultra low-power RTC's.  
Widest portfolio of GPIO Expanders.

## Smart Audio Solutions

- Class AB Amplifiers
- Class D Amplifiers
- Smart Amplifiers (/w integrated DSP)
- Software
- Speaker Protection
- Audio DAC & ADC

Best-in class speaker protection hardware and software Class D Amplifier solutions.

# Agenda

---

- Introduction to I<sup>2</sup>C
- I<sup>2</sup>C-Bus Communication Protocol
- I<sup>2</sup>C-Bus Pull-up Resistor Calculation
- I<sup>2</sup>C Interface Signals
- I<sup>2</sup>C-Bus Tools

# Introduction to I<sup>2</sup>C-Bus




# What is I<sup>2</sup>C?

- A communication bus for slow speed digital data
- I<sup>2</sup>C = *Inter Integrated Circuit* (Philips invented in the 1980s)
- Original purpose to link a CPU to other circuits in television sets
- Links one or more SLAVE devices
- To a MASTER (one or more BUS CONTROLLERS)



# What is I<sup>2</sup>C?

- I<sup>2</sup>C BUS can have:
  - Multiple masters
  - Multiple slaves
- Only one master talks to one slave at a time
- All the slaves on the same bus must have different address
- Slow speed device cannot understand higher speed transfer




# I<sup>2</sup>C-Bus Physical Layer

Physical Layer = Electrical Connections

Two Wires: Data and Clock (*plus ground and supply*)

- Data line (SDA)
- Clock line (SCL)



# I<sup>2</sup>C-Bus Communication Protocol






# What is the I<sup>2</sup>C Protocol Layer?

Protocol Layer = Data Format, Traffic, Collision Arbitration

An I<sup>2</sup>C Bus must have:

- Two node types (Master and Slave)

- Minimum of ONE Slave and ONE Bus Master



# I<sup>2</sup>C Interface Protocol

I<sup>2</sup>C BUS constructs off 9 bit block

START condition:

When SCL is HIGH then SDA goes from HIGH to LOW

Address bit

7 bit after START condition

Read or Write bit

After 7 bit address, the 8<sup>th</sup> bit is Read or Write bit  
1 = Read cycle or 0 = Write cycle

ACK





Synchronization bit between master and slave  
0 = ACK and 1 = NACK

Data Byte

8-bit after address byte is data byte from master or slave

STOP condition:

When clock line (SCL) is HIGH then the data line (SDA) goes LOW to HIGH



All slaves on this bus pay attention !!!



Master wants to talk slave with this address



Master wants to read or write  
0: Write cycle  
1: Read cycle



Slave or master:  
0: I am here or data received  
1: not me or data not received




Data byte  
Master sends data when write cycle  
Slave sends data when read cycle



Master notifies the slave this is the end of transaction

# Complete I<sup>2</sup>C Interface Protocol

## I<sup>2</sup>C protocol




# I<sup>2</sup>C-Bus Pull-up Resistor Calculation



# I/O (SDA & SCL) Driver Architecture


SDA and SCL are open drain/collector

- Required pull-up resistors to pull the line to logic "1"



# Key Electrical Parameters

	Standard Mode	Fast Mode	Fast Mode Plus	High Speed Mode	
<b>Bit Rate (kb/s)</b>	0 to 100	0 to 400	0 to 1000	0 to 1700	0 to 3400
<b>Max Load (pF)</b>	400	400	560	400	100
<b>Rise time (ns)</b>	1000	300	120	160	80
<b>Noise filter (ns)</b>	-	50	10	10	10



# Calculating Pull-up Resistors

1)  $R_{MIN} < R_{PU} < R_{MAX}$

2)  $R_{MIN} = (V_{DDMAX} - V_{OLMAX}) / I_{OLMAX}$

$V_{DDMAX}$	$V_{OLMAX}$	$R_{MIN}$			
		$I_{OLMAX} = 3mA$	$I_{OLMAX} = 6mA^*$	$I_{OLMAX} = 12mA^{**}$	$I_{OLMAX} = 30mA^{***}$
2.7 V	0.6 V	700 $\Omega$	350 $\Omega$	175 $\Omega$	70 $\Omega$
3.6 V	0.6 V	1.0 k $\Omega$	500 $\Omega$	250 $\Omega$	100 $\Omega$


\* I<sup>2</sup>C Bus with a buffer

\*\* EXPxxxx bus

\*\*\* I<sup>2</sup>C Fast-mode Plus Bus

3)  $R_{MAX} * C_{MAX} = 1.18 * t_r$

MODE	Frequency	$t_r$	$C_{MAX}$	$R_{MAX}$
Standard	100 kHz	1000 ns	400 pF	<b>2.96 k<math>\Omega</math></b>
Fast Mode	400 kHz	300 ns	400 pF	<b>885 <math>\Omega</math></b>
Fast Mode Plus	1000 kHz	120 ns	560 pF	<b>252 <math>\Omega</math></b>



## Glossary

$R_{PU}$ : Pull-up resistor

$R_{MIN}$ : Minimum pull-up resistor

$R_{MAX}$ : Maximum pull-up resistor

$V_{DDMAX}$ : Maximum supply rail

$V_{OLMAX}$ : Maximum output voltage low

$I_{OLMAX}$ : Maximum sink current

$C_{MAX}$ : Maximum load capacitance

$t_r$ : Rise time

# How to Calculate the I<sup>2</sup>C-Bus Pull-up Resistors?

## Minimum value

There is a minimum resistor value determined by the I<sup>2</sup>C spec limit of 3 mA

$$R = (V_{dd_{max}} - V_{ol_{max}}) / 0.003A$$

Example: using a 5±0.5 V bus:  $R = (5.5V - 0.4V) / 0.003A = 1.7 \text{ k}\Omega$

## Maximum value

Determined by the I<sup>2</sup>C-bus rise time requirements:

$$V(t_1) = 0.3 * V_{dd} = V_{dd} (1 - 1/e^{t_1/RC}); \text{ then } t_1 = 0.3566749 * RC$$

$$V(t_2) = 0.7 * V_{dd} = V_{dd} (1 - 1/e^{t_2/RC}); \text{ then } t_2 = 1.2039729 * RC$$

$$t = t_2 - t_1 = 0.8472979 * RC$$

For standard-mode I<sup>2</sup>C-bus:  $t = \text{rise time} = 1000\text{ns} (1 \mu\text{s})$

$$\text{so } RC = 1180.2 \text{ ns}$$

Example: at a bus load of 400 pF:  $R_{max} = 2.95 \text{ k}\Omega$

For fast-mode:


$$\text{I}^2\text{C-bus rise time} = 300 \text{ ns @ } 400 \text{ pF: } R_{max} = 885 \Omega$$



# How Does User Derive the Rise Time for I<sup>2</sup>C-Bus?

I<sup>2</sup>C-bus rise time is determined as in the following:

- 1)  $V(t_1) = 0.3 \cdot V_{DD} = V_{DD} (1 - 1/e^{t_1/RC}) \rightarrow t_1 = 0.3566749 \cdot RC$  (EQ1)
- 2)  $V(t_2) = 0.7 \cdot V_{DD} = V_{DD} (1 - 1/e^{t_2/RC}) \rightarrow t_2 = 1.2039729 \cdot RC$  (EQ2)
- 3) Subtract EQ1 from EQ2  $\rightarrow t_{\text{rise time}} = t_2 - t_1 = 0.8472979 \cdot RC$  or  
 $R \cdot C = 1.18 \cdot t_{\text{rise time}}$



# Effect of Pull-up Resistors

- **Minimum pull-up resistor limits the maximum current sink that affects the voltage output low (VOL).**
  - Increasing pull-up resistor above  $R_{MIN}$  leads to decreasing VOL and higher noise margin
  - Decreasing pull-up resistor below  $R_{MIN}$  leads to increasing VOL and lower noise margin
- **Maximum pull-up resistor affects the rise time and speed**
  - Increasing pull-up resistor above  $R_{MAX}$  leads to slower/possible rise time violation or lower speed
  - Decreasing pull-up resistor below  $R_{MAX}$  leads to faster rise time and speed

# Bus Loading and Timing Relationship

The I<sup>2</sup>C bus specifications require certain bus rise times. Those times are defined with the time measured between the bus LOW and HIGH limit levels of 30% and 70% of VDD.

From the expression  $V(t) = VDD * (1 - 1 / e^{t/\tau})$ , and as shown on the curve at the right, the time for the bus to rise to 30%VDD is  $0.357\tau$ .

The time to rise to 70%VDD is  $1.204\tau$ , so the I<sup>2</sup>C rise time, to rise from 30% to 70% of VDD, is  $(1.204 - 0.357) = 0.847\tau$ .


Because  $\tau = RC$ , meeting the I<sup>2</sup>C rise time requirements means the pull-up “R” and bus capacitance “C” must satisfy the relationship:

$$0.847 RC \leq \text{I}^2\text{C rise time specification}$$

$$\text{or } RC \leq \text{I}^2\text{C rise time specification} / 0.847$$

$$\text{or } \underline{RC \leq \text{I}^2\text{C rise time specification} \times 1.18}$$

For example, to meet the Fast-mode 300 ns rise requirement, the RC product must be less than  $1.18 \times 300 \leq 354$  ns.




$\tau = RC$ . R= Ohms, C= Farads, t= secs.  
I<sup>2</sup>C rise time requirement =  $0.847RC$   
 $1/0.847 = 1.18$   
RC requirement <  $1.18 \times \text{I}^2\text{C rise time}$

# I<sup>2</sup>C Interface Signals





# I<sup>2</sup>C Logic Levels and Thresholds




Comparison of I<sup>2</sup>C Bus logic levels for different supply voltages

# “Three Level” I<sup>2</sup>C Signals

- The I2C Bus has two logical levels (zero and one)
- There are now 3 signal levels, but only 2 logical levels
- This is caused by different strength Drivers, or by Bus Buffer “Offset”



# I<sup>2</sup>C Signals (Oscilloscope Plot)



# I<sup>2</sup>C-Bus Tools





# Fm+ I<sup>2</sup>C-Bus Demonstration System

PC/GUI

MASTER

SLAVE

DIP ADAPTER BOARD

Total Phase Aardvark



The Boardshop Win-I2CUSB DLL Dongle




OM13260 - Fm+ I2C-BUS DEVELOPMENT BOARD



OM13496 - Fm+ I2C-BUS DONGLE



OM13490 - DIP EVM BOARD



OM13303 - GPIO TARGET



OM13399 - BRIDGE BOARD



OM13488 - 16-bit GPIO Daughter Card



OM13398 - PCA9617A BUS BUFFER BASE BOARD



OM13487 - LM75 type TS Daughter Card



# Fm+ I<sup>2</sup>C-Bus Development Board Kit (OM13320)

## Box Content

OM number	12 NC Number	Description (50 Chrs max)	Description (35 Chrs max)	NXP Device Cross Reference
OM13260	9352 959 14598	Fm+ I2C-bus Development Board (RoHS)	Fm+ I2C-bus Dev Brd (RoHS)	PCA9665, PCA9672, PCA9901, PCA9955
OM13303	9352 959 15598	GPIO Target Board (RoHS)	GPIO Target Brd (RoHS)	none
OM13398	9353 020 74598	PCA9617A Bus Buffer Demo Brd (RoHS)	PCA9617A Bus Buffer Brd (RoH)	
OM13399	9353 020 75598	Bridge Board (9pin to Fm+) (RoHS)	Bridge Board (9pin to Fm+) (RoH)	

## Fm+ Development Board Kit OM13320




- Explore the I2C-Bus
- Run demonstrations of NXP's I2C Fm+ Slaves and Bus Controllers
- Develop I2C Hardware
- Expand this kit with add-on I2C Daughter Cards

### BOX CONTENTS:


#### OM13260 Fm+ Development Board

Plus

- OM13303 GPIO Target BRD (x2)
- OM13398 PCA9617A Bus Buffer Demo Board
- OM13399 Bridge Board
- Cables and Mounting Hardware



# Fm+ I<sup>2</sup>C-Bus Development Board Kit (OM13320)



GPIO Target Board OM13303 (2x)



Fm+ Development Board OM13260



Bus Buffer Board OM13398




Bridge Board OM13399




# DIP Adapter Boards

## Breakout Board (A through G)


- Prepare any I<sup>2</sup>C device as a DIP module for the Fm+ I<sup>2</sup>C Bus EVM Board OM13490
- UM10754 (<https://www.nxp.com/docs/en/user-guide/UM10754.pdf>)



Example DIP Adapters



Example set up



OM number	12 NC Number	Description (50 Chrs max)	Description (35 Chrs max)	NXP Device Cross Reference
OM13491		Breakout Board A (RoHS)	Breakout Board A (RoHS)	SO8, VSSOP8, XQFN8, HWSON8, MSOP8
OM13492		Breakout Board B (RoHS)	Breakout Board B (RoHS)	TSOP6, WLCSP6, HVSON8, TSSOP8, XSON8U, HVSON10, MSOP10
OM13493		Breakout Board C (RoHS)	Breakout Board C (RoHS)	DQFN14, 16, 20 and 24
OM13494		Breakout Board D (RoHS)	Breakout Board D (RoHS)	HVQFN16, 20 and 24
OM13495		Breakout Board E (RoHS)	Breakout Board E (RoHS)	TSSOP14, 16, 20 and 24
OM13497		Breakout Board F (RoHS)	Breakout Board F (RoHS)	QSOP16, XFBGA16, XQFN16, TSSOP28
OM13498		Breakout Board G (RoHS)	Breakout Board G (RoHS)	VFBGA24, XFBGA24, HTSSOP28

# Total Phase Debugging Tools


- Third party, industry leading, diagnostic tools
- Aardvark (I<sup>2</sup>C Host Adapter)
- Beagle (I<sup>2</sup>C Protocol Analyzer)
- Plugs in to the Fm+ Development Board
- Plugs in to the new Daughter Cards (allows standalone operation)



# Aardvark (Master) and Beagle (Monitor)

- Third Party tools for I<sup>2</sup>C control and data logging
- Bundled software (for Win7/64, MAC, Linux)
- Not supplied by NXP (buy your own tools)

[http://www.totalphase.com/products/beagle\\_ism/](http://www.totalphase.com/products/beagle_ism/)



<https://www.totalphase.com/products/aardvark-i2cspi/>

# Key NXP Contacts

- **Product Marketing Director**
  - Giovanni Genna
  - Office: +41 (0)44 454 7767
  - Giovanni.Genna@nxp.com
- **Product Marketing Manager**
  - Steve Blozis
  - Office: 408-518-5384
  - Stephen.Blozis@nxp.com
- **Technical Marketing Manager**
  - Emmanuel T. Nana
  - Office: 408-518-5306
  - Emmanuel.Nana@nxp.com
- **Regional Marketing Manager**
  - Ravi Shah
  - Office: 408-518-5309
  - Ravi.Shah@nxp.com





**SECURE CONNECTIONS  
FOR A SMARTER WORLD**