Micron's Memory solutions for the latest i.MX 8M Family

NXP Connects Santa Clara

June 13,2019 Jayasree Nayar <u>inayar@micron.com</u> Sr. Ecosystem Enablement Manager

©2019 Micron Technology, Inc. All rights reserved. Information, products, and/or specifications are subject to change without notice. All information is provided on an "AS IS" basis without warranties of any kind. Statements regarding products, including statements regarding product features, availability, functionality, or compatibility, are provided for informational purposes only and do not modify the warranty, if any, applicable to any product. Drawings may not be to scale. Micron, the Micron logo, and all other Micron trademarks are the property of Micron Technology, Inc. All other trademarks are the property of their respective owners.



Abstract

Micron's Memory solutions for the latest i.MX 8M Family

- NXP's latest i.MX 8M processors require the latest memories to keep them running efficiently. As a system designer, your memory choices can impact the performance, size, cost, power reliability and longevity of your end product.
- We will discuss the latest memories supported on the new i.MX 8M processor family. This includes DDR3, DDR4 and LPDDR4. We will show designers how they can prioritize performance, power or price to optimize their systems.
- We will also highlight a new MCP that includes LPDDR4 and eMMC in a single space saving package.
- This session will provide designers with some of the tools to create state-of-the-art i.MX 8M systems.



Micron Automotive Memory Solutions





Compatibility Guides

https://www.micron.com/solutions/micron-valued-partner-program/chipset-partner/nxp



Micron[®] Memory Support for NXP[®] i.MX 8M Platforms

Compatibility Guides (Pages 1 of 9)

Save yourself time and money—Micron memory comes *validated* on NXP Platforms

					i.N	AX 8M Process	or Memory				
Micron Memory			(8M Quad/Qua (8M Dual/Dual			i.MX 8M Mini		i.MX 8M Nano			
	Туре	DDR3L	DDR4	LPDDR4	DDR3L	DDR4	LPDDR4	DDR3L	DDR4	LPDDR4	
	Family	MT41K	MT40A	MT53	MT41K	MT40A	MT53	MT41K	MT40A	MT53	
	Density	1, 2, 4, 8Gb	4, 8, 16Gb	4, 8, 16, 24, 32Gb	1, 2, 4, 8Gb	4, 8, 16Gb	4, 8, 16, 24, 32Gb	1, 2, 4, 8Gb	4, 8, 16Gb	2, 4, 8Gb	
	Configuration	x16	x16	x32	x16	x16	x32	x16	x16	x16	
DRAM	Package	96-ball TFBGA	96-ball TFBGA	200-ball FBGA	96-ball TFBGA	96-ball TFBGA	200-ball FBGA	96-ball TFBGA	96-ball TFBGA	200-ball FBGA	
	Validated PN		MT40A512M- 16LY-075:E	MT53D1024M- 32D4DT-053	MT41K- 256M16TW-107	MT40A512M- 16LY-075:E	MT53D512M- 32D2DS-053				
	Recommended PN	MT41K256M- 16TW-093:P			MT41K- 256M16TW-093:P			MT41K- 256M16TW-093:P	MT40A1G- 16RC-062E:B	MT53D512M- 16D1DS-046 WT	
	Qty/Board	2	2	1	2	2	1	2	2	1	
	Туре		e.MMC (5.0)		e.MMC (5.0)				e.MMC (5.0)		
	Family		MTFC		MTFC			MTFC			
NAND/	Density		16GB		16GB			16GB			
e.MMC	Package		153-ball VFBGA		153-ball VFBGA			153-ball VFBGA			
	Validated PN	MT	FC16GAKAECN-2M	WT							
	Recommended PN				MTF	C16GAKAECN-2M	WT	MTFC16GAKAECN-2M WT			
	Туре		Quad SPI			Quad SPI			Quad SPI		
	Family		MT25Q			MT25Q			MT25Q		
NOR	Density		256Mb		256Mb			256Mb			
NOR	Package	24-	ball BGA (8mm x 6i	mm)	24-ball BGA (8mm x 6mm)			24-ball BGA (8mm x 6mm)			
	Validated PN	MT	25Q256ABA1EW9-(DSIT							
	Recommended PN				MT2	5Q256ABA1EW9-(DSIT	Ν	/T25Q256ABA1EW9-(OSIT	

Depending on the application needs, choose between Micron's standard lifecycle products and our Product Longevity Program (PLP) products with extended lifecycle support. For more information, visit www.micron.com/lifecycle. Products are warranted only to meet Micron's production data sheet specifications. Products, programs and specifications are subject to change without notice. Dates are estimates only. @2017 Micron Technology, inc. All rights reserved. All information herein is provided on an "AS IS" basis without warranties of any kind. Micron, the Micron logo and Xccela are trademarks of Micron Technology, Inc. NXP is a trademark of NXP Semiconductors N.V. All other trademarks are property of their respective owners. Rev. L, 5/19 CCMMD-676576390-10755



Micron[®] Memory Support for NXP[®] i.MX 8 Platforms

Save yourself time and money-Micron memory comes *validated* on NXP Platforms

			i.MX 8 Processor Memory			
Micron Memory		i.MX 8 Quad Max, i.MX 8 Quad Plus, i.MX 8 Quad	i.MX 8 Quad X Plus, i.MX 8 Dual X Plus, i.MX 8 Dual X			
	Туре	LPDDR4	LPDDR4	DDR3		
	Family	MT53B	MT53B	MT41K		
	Density	32Gb	32Gb	4Gb		
DRAM	Configuration	512 Meg x 32	512 Meg x 32	256 Meg x 16		
	Package	200-ball FBGA	200-ball FBGA	96-ball FBGA		
	Validated PN	MT53D1024M32D4DT-046 AAT:D	MT53D1024M32D4DT-046 AAT:D	MT41K256M16TW-093		
	Qty/Board	2	1	3		
	Туре	e.MMC (5.0)	e.MM(C (5.0)		
	Family	MTFC	MT	FC		
NAND/e.MMC	Density	32GB	320	GB		
	Package	153-ball VFBGA	153-ball	VFBGA		
	Validated PN	MTFC32GAKAEEF-AIT	MTFC32GA	KAEEF-AIT		
	Туре	Xccela™ Flash (Octal SPI), Serial (Quad SPI)	Xccela™ Flash (Octal	SPI), Serial (Quad SPI)		
	Family	MT35X, MT25T, MT25Q	MT35X, MT2	25T, MT25Q		
NOR	Density	512Mb	512Mb			
	Package	25-ball BGA (8mm x 6mm)	25-ball BGA (8mm x 6mm)			
	Validated PN	MT35XU512ABA1G12-0AAT	MT35XU512AE	BA1G12-0AAT		

Depending on the application needs, choose between Micron's standard lifecycle products and our Product Longevity Program (PLP) products with extended lifecycle support. For more information, visit www.micron.com/lifecycle. Products are warranted only to meet Micron's production data sheet specifications. Products, programs and specifications are subject to change without notice. Dates are estimates only. @2017 Micron Technology, inc. All rights reserved. All information herein is provided on an "AS IS" basis without warranties of any kind. Micron, the Micron logo and Xccela are trademarks of Micron Technology, inc. NXP is a trademark of NXP Semiconductors N.V. All other trademarks are property of their respective owners. Rev. L, 5/19 CCMMD-676576390-10755



Micron[®] Memory Support for NXP[®] i.MX 7 Platforms

Save yourself time and money-Micron memory comes *validated* on NXP Platforms

				i.MX 7 Process	or Memory		
Micron Memory			i.l	MX 7		i.MX 7 ULP	
		SABRE for Sm	art Devices	Validation	Platform	I.MIX / OLP	
Туре		DDR	3L	LPD	DR3	LPDDR3	
	Family	MT41	К*	ED	FA	MT52L	
	Density	4Gt)	16	Gb	16Gb	
DRAM	Configuration	256 Meg) x 16	512 Meg x	32 (2 rank)	512 Meg x 32	
	Package	96-ball V	FBGA	168-ball PoP (so	Idered on board)	168-ball PoP (soldered on PCB)	
	Validated PN	MT41K256	M16HA	EDFA232A2	PF-GD-F-D	MT52L512M32D2PU-107 WT:B	
	Qty/Board	2		2	2	1	
	Туре	e.MMC MLC NAND		e.MMC	SLC NAND	e.MMC (5.0)	
	Family	MTFC	MT29F	MTFC	MT29F	MTFC	
NAND/e.MMC	Density	8GB	32Gb	8GB	32Gb	32GB	
	Package	153-ball WFBGA	48-pin TSOP	153-ball WFBGA	48-pin TSOP	153-ball VFBGA	
	Validated PN	MTFC8GACAEAM-1M WT	MT29F32G08CBADB	MTFC8GACAEAM-1M WT	MT29F32G08ABCDB14	MTFC8GAKAJCN-1M WT	
	Туре	Serial (Qu	ad SPI)	Serial (Quad SPI)	Serial (Twin Quad)	Xccela™ Flash (Octal SPI), Serial (Quad SPI)	
	Family	MT25	5Q	MT25Q	MT25TL	MT35X, MT25T, MT25Q	
NOR	Density	256N	/lb	256Mb	512Mb	512Mb	
	Package	SO8	W	SO8W	SO16	25b BGA	
	Validated PN				M25TL512HAA1ESF0AAT	MT35XU512ABA1G12-0SITES	

Depending on the application needs, choose between Micron's standard lifecycle products and our Product Longevity Program (PLP) products with extended lifecycle support. For more information, visit www.micron.com/lifecycle. Products are warranted only to meet Micron's production data sheet specifications. Products, programs and specifications are subject to change without notice. Dates are estimates only. ©2017 Micron Technology, inc. All rights reserved. All information herein is provided on a "AS 15" basis without warranties of any kind. Micron, the Micron logo and Xccela are trademarks of Micron Technology, inc. NXP is a trademark of NXP Semiconductors N.V. All other trademarks are property of their respective owners. Rev. 1, 5/19 CCMMD-676576390-10755



Micron[®] Memory Support for NXP[®] i.MX 6 Platforms

Save yourself time and money-Micron memory comes *validated* on NXP Platforms

				i.MX 6 Proc	essor Memory		
Micron Memory			MX 6 Quad/Quad Plus Dual/Dual Plus/Dual Lit		i.MX 6	Solo Lite	i.MX 6 Solo X
		SABRE for Automotive Infotainment	SABRE Platform for Smart Devices	Quick Start Board	Evaluation Kit	WaRP (Wearable Reference Design)	SABRE SDB
	Туре	DDR3	DDR3	DDR3	LPDDR2	eMCP (LPDDR2 with e.MMC)	DDR3
	Family	MT41K*	MT41K*	MT41K*	MT42L	MT29P**	MT41K*
	Density	4Gb	2Gb	2Gb	8Gb	4Gb	4Gb
DRAM	Configuration	256 Meg x 16	128 Meg x 16	128 Meg x 16	256 Meg x 32	256 Meg X 16	256 Meg x 16
	Package	96-ball FBGA	96-ball FBGA	96-ball FBGA	96-ball FBGA 168-ball VFBGA		96-ball FBGA
	Validated PN	MT41J256M16RE	MT41J128M16HA	MT41J128M16HA	MT42L256M32D2LG	MT29PZZZ4D4BKESK	MT41K256M16HA-125:E
	Qty/Board	4	4	4	1	1	2
	Туре	Raw	e.MMC	e.MMC	e.MMC	eMCP (LPDDR2 with e.MMC)	e.MMC
	Family	MT29F/MTFC	MTFC	MTFC	MTFC	MT29P**	MTFC
NAND/e.MMC	Density	64Gb	8GB	8GB	8GB	4GB	8GB
	Package	48-pin TSOP	169-ball FBGA	169-ball FBGA	169-ball FBGA	162-ball VFBGA	153-ball TFBGA
	Validated PN	MT29F64G08AFAAA				MT29PZZZ4D4BKESK	MTFC8GLCDM
	Туре	Serial (Quad SPI)	Serial (Quad SPI)		Serial (Quad SPI)		Serial (Quad SPI)
NOR	Family	MT25Q	MT25Q		MT25Q		MT25Q
	Density	32Mb	32Mb]	32Mb		256Mb
	Package	SO8W	SO8W		SO8W		SO8W

Depending on the application needs, choose between Micron's standard lifecycle products and our Product Longevity Program (PLP) products with extended lifecycle support. For more information, visit www.micron.com/lifecycle. Products are warranted only to meet Micron's production data sheet specifications. Products, programs and specifications are subject to change without notice. Dates are estimates only. @2017 Micron Technology, Inc. All rights reserved. All information herein is provided on an "AS IS" basis without warranties of any kind. Micron, the Micron logo and Xccela are trademarks of Micron Technology, Inc. NXP is a trademark of NXP Semiconductors N.V. All other trademarks are property of their respective owners. Rev. L, 5/19 CCMMD-676576390-10755



Micron[®] Memory Support for NXP[®] i.MX 6 Platforms

Save yourself time and money-Micron memory comes validated on NXP Platforms

				i.MX 6 Processor Memory			
Micron Memory		i.MX 6 Dual/Quad	i.MX 6 Solo	i.MX 6 UL	(Ultra Lite)	i MYC III I	
		MX6Q PoP Third-Party Reference Modules	RiOTBoard.ORG	Validatio	i.MX6 ULL		
	Туре	LPDDR2 PoP	DDR3L	DDI	R3/L	DDR3/L	
	Family	MT42L	MT41K*	MT4	HK*	MT41K	
	Density	8Gb	4Gb	40	Gb	4Gb	
DRAM	Configuration	128 Meg x 64	256 Meg x 16	512 M	leg x 8	256 Meg x 16	
	Package	216-ball PoP	96-ball VFBGA	96-bal	FBGA	96-ball VFBGA	
	Validated PN	MT42L128M64D2LL-25 AT:A	MT41K256M16HA	MT41K5	12M8RH	MT41K256M16TW-107:P	
	Qty/Board	1	1 2 2		1		
	Туре	e.MMC	e.MMC	e.MMC	MLC NAND		
	Family	MTFC	MTFC	MTFC	MT29F		
NAND/e.MMC	Density	4GB	4GB	8GB	32Gb (4Gb)		
	Package	153-ball VFBGA	153-ball WFBGA	153-ball WFBGA	48-pin TSOP		
	Validated PN	MTFC4GACAAAM-4M IT	MTFC4GMVEA-1M WT	MTFC8GACAAAM-4M IT	MT29F32G08CBADAWP	_	
	Туре			Serial (C	uad SPI)	Serial (Quad SPI)	
	Family			MT25Q	, MT25T	MT25Q	
NOR	Density			256	Mb	256Mb	
	Package			V-PDFN-8 (8	3mm x 6mm)	W-PDFN-8	
	Validated PN					MT25QL256ABA1EW9-OSIT	

Depending on the application needs, choose between Micron's standard lifecycle products and our Product Longevity Program (PLP) products with extended lifecycle support. For more information, visit www.micron.com/lifecycle. Products are warranted only to meet Micron's production data sheet specifications. Products, programs and specifications are subject to change without notice. Dates are estimates only. ©2017 Micron Technology, inc. All rights reserved. All information herein is provided on an "AS IS" basis without warranties of any kind. Micron, the Micron logo and Xccela are trademarks of Micron Technology, Inc. NXP is a trademark of NXP Semiconductors N.V. All other trademarks are property of their respective owners. Rev. L, 5/19 CCMMD-676576390-10755



Micron[®] Memory Support for NXP[®] Platforms

Save yourself time and money-Micron memory comes validated on NXP Platforms

Compatibility Guides (Pages 6 of 9)

					Kine	tis K F	⁻ amily	Proc	essor	5		Micron Memory		i.MX R	T Series	
Micron	Memory		K80	K70	K60	K50	K40	K30	K20	K10	E, L, M, W	MICTON Mem	огу	i.MX RT 10xx		
	Туре	DDR											Туре	SD	RAM	
	Family	MT46V											Family	MT	48LC	
DRAM	Density		Density	25	6Mb											
	Configuration	x4, x8, x16										DRAM	Configuration	16N	1 x 16	
	Package	TSOP, FBGA											Package	54-ba	II FBGA	
	Туре	Raw (host ECC required)											Validated PN	MT48LC16M1	16A2B4-6A IT:G	
NAND	Family	MT29F											Quantity/board		1	
NAND	Density	128Mb-512Gb		~	~ ~				~				Туре	SPI NAND	e.MMC (5.0/ 4.5 usage)	
	Package	48-pin TSOP										NAND/	Family	MT29F	MTFC	
	Туре	Serial										e.MMC	Density	1GB	8GB	
NOR	Family	MT25Q											Package	24-ball T-PBGA	153-ball VFBGA 11.5x13x1mr	
NOR	Density	8Mb-1Gb		~	~	~	/ /	-	~	~	~		Validated PN	MT29F1G01ABAFD12-IT:F	MTFC8GAKAJCN-1M WT	
	Package	Many											Туре	Quad SPI	Parallel	
	Туре	Octal SPI NOR										Quad-SPI/	Family	MT25Q	MT28EW	
Xccela™	Family	MT35X										Parallel NOR	Density	128Mb	128Mb	
Flash	Density	256Mb-2Gb	~										Package	W-PDFN-8	64-ball LBGA	
	Package	24-ball T-PBGA											Validated PN		MT28EW128ABA1LPC-0SIT	
✓ Indicates t	Indicates the interface is compatible with the memory device.							Туре	Octal	SPI NOR						
							Xccela™	Family		[35X						
										Flash	Density		b-2Gb			
	Wybrid Processors										Package	24-ball T-PE	3GA 6 x 8mm			

Validated PN

Micron N	lomony		Vybrid Processors			
MICTON N	hemory			VF6XX	VF5XX	VF3XX
	Туре	DDR3	LPDDR2			
	Family	MT41K*	MT42L	~	~	
DRAM	Density	4Gb, 8Gb	4Gb	DDR3	DDR3 and	
	Configuration	x4, x8, x16	x32, x64	LPDDR2	LPDDR2	
	Package	78-, 96-ball	134-, 253-ball			
	Туре	R	aw			
NAND	Family	MT	29F	~	~	
NAND	Density	128-{	512Gb	~		~
	Package	48-pin	TSOP			
	Туре	Serial (C	uad SPI)			
NOR	Family	MT	25Q	~	~	~
NON	Density	128M	b–2Gb	~		
	Package	Ma	any	-		

Depending on the application needs, choose between Micron's standard lifecycle products and our Product Longevity Program (PLP) products with extended lifecycle support. For more information, visit www.micron.com/lifecycle. Products are warranted only to meet Micron's production data sheet specifications. Products, programs and specifications are subject to change without notice. Dates are estimates only. ©2017 Micron Technology, Inc. All rights reserved. All infor-mation herein is provided on an "AS 15" basis without warranties of any kind. Micron, the Micron logo and Xccela are trademarks of Micron Technology, Inc. NXP is a trademark of NXP Semiconductors N.V. All other trademarks are property of their respective owners. Rev. L, 5/19 CCMMD-676576390-10755



MT35XL512ABA2GSF-0SIT

Micron[®] Memory Support for NXP[®] Platforms

Save yourself time and money-Micron memory comes validated on NXP Platforms

		Automotive	Processors
Micron Memory		ADAS Vision Processor S32V234	Instrument Cluster MAC57D
	Туре	LPDDR2	DDR2
	Family	MT42L	MT47H
	Density	2Gb	1Gb
DRAM	Configuration	64M x 32	64M x 16
	Package	134-ball FBGA	84-ball FBGA
	Validated PN	MT42L64M32D1TK-18 AA	MT47H64M16NF-25E
	Quantity/board	2	2
	Туре	Serial (Twin Quad SPI)	Serial (Quad SPI)
	Family	MT25TL	MT25Q
NOR	Density	256-1024Mb	128-2048Mb
	Package	SOIC-16, 24-ball T-PBGA	SOIC-16
	Validated PN		
	Туре	Octal SPI	Octal SPI
	Family	MT35X	MT35X
Xccela™ Flash	Density	512Mb	512Mb
	Package	24-ball T-PBGA	24-ball T-PBGA
	Validated PN	MT35XU512ABA1G120A-AT	MT35XL512ABA1G120A-AT
	Туре	e.MMC	
	Family	MTFC	
NAND/e.MMC	Density	8GB	
	Package	153-ball VFBGA	
	Validated PN	MTFC8GACAAAM-4M-IT	

Depending on the application needs, choose between Micron's standard lifecycle products and our Product Longevity Program (PLP) products with extended lifecycle support. For more information, visit www.micron.com/lifecycle. Products are warranted only to meet Micron's production data sheet specifications. Products, programs and specifications are subject to change without notice. Dates are estimates only. @2017 Micron Technology, inc. All rights reserved. All information herein is provided on an "AS IS" basis without warranties of any kind. Micron, the Micron logo and Xccela are trademarks of Micron Technology, inc. NXP is a trademark of NXP Semiconductors N.V. All other trademarks are property of their respective owners. Rev. L, 5/19 CCMMD-676576390-10755



Micron[®] Memory Support for NXP[®] Networking Platforms

Compatibility Guides (Pages 8 of 9)

Save yourself time and money-Micron memory comes *validated* on NXP Platforms

				۵	orlQ Processor Memo	ory					
Micron	Memory	Value Tier		Mid-Range Tier			High-Performance Tier				
		P1010/P1014	P2022/P2021E	P2041/P2031	T2080/T2081	P408X	P5020/P5040	T4240			
	Туре	DDR3/DDR3L	DDR3	DDR3/DDR3L	DDR3/DDR3L	DDR3	DDR3/DDR3L	DDR3/DDR4L			
	Family	MT41									
DRAM	Density	4Gb									
DHAM	Configuration	512 Meg x 8, 256 Meg x 16	512 Meg x 8, 256 Meg x 16	512 Meg x 8, 256 Meg x 16	512 Meg x 8, 256 Meg x 16	512 Meg x 8, 256 Meg x 16	512 Meg x 8, 256 Meg x 16	512 Meg x 8, 256 Meg x 16			
	Package	78-ball, 96-ball									
	Base PN	MT41J256M									
	Туре	Raw (host ECC required)		Raw (host ECC required)	Raw (host ECC required)						
NAND	Family	MT29F	MT29F	MT29F	MT29F		MT29F	MT29F			
NAND	Density	128Mb-512Gb	128Mb-512Gb	128Mb-512Gb	128Mb-512Gb		128Mb-512Gb	128Mb-512Gb			
	Package	48-pin TSOP	48-pin TSOP	48-pin TSOP	48-pin TSOP		48-pin TSOP	48-pin TSOP			
	Туре	Serial									
NOR	Family	MT25Q									
non	Density	128Mb-2Gb									
	Package	Many									
	Туре	Managed (JEDEC STD)									
e.MMC	Family	MTFC									
e.mino	Density	4GB-64GB									
	Package	VFBGA, TFBGA, LFBGA									
	Туре	Managed (USB)									
eUSB	Family	MTEDC									
0000	Density	2GB-16GB	2GB-16GB	2GB-16GB	2GB-16GB	2GB-16GB	2GB16GB	2GB-16GB			
	Package	36.9mm x 26.6mm									
	Туре	Managed (SATA)		Managed (SATA)	Managed (SATA)		Managed (SATA)	Managed (SATA)			
SATA	Family	MTFDD		MTFDD	MTFDD		MTFDD	MTFDD			
SSD	Density	100GB-960GB		100GB-960GB	100GB-960GB		100GB-960GB	100GB-960GB			
	Package	2.5" drive, 7mm height		2.5" drive, 7mm height	2.5" drive, 7mm height		2.5" drive, 7mm height	2.5" drive, 7mm height			

Depending on the application needs, choose between Micron's standard lifecycle products and our Product Longevity Program (PLP) products with extended lifecycle support. For more information, visit www.micron.com/lifecycle. Products are warranted only to meet Micron's production data sheet specifications. Products, programs and specifications are subject to change without notice. Dates are estimates only. @2017 Micron Technology, Inc. All rights reserved. All information herein is provided on an "AS IS" basis without warranties of any kind. Micron, the Micron logo and Xccela are trademarks of Micron Technology, Inc. NXP is a trademark of NXP Semiconductors N.V. All other trademarks are property of their respective owners. Rev. L, 5/19 CCMMD-676576390-10755



Micron[®] Memory Support for NXP[®] Networking Platforms

Compatibility Guides (Pages 9 of 9)


Save yourself time and money-Micron memory comes validated on NXP Platforms

		Q or IQ Processor Memory							
Micron Men	nory		Value Tier		Mid-Range Tier				
		LS1020/LS1021/LS1022	T1023/T1024	T1020, T1022, T1040, T1042	LS2085				
	Туре	DDR3L	DDR3L UDIMM	DDR3L UDIMM	DDR4 UDIMM				
	Density	4Gb	4GB (x72, ECC, DR)	4GB (x72, ECC, DR)	8GB (x72, ECC, DR)				
DRAM	Configuration	256 Meg x 16	4GB (512 Meg x 72)	4GB (512 Meg x 72)	1 Gig x 72				
	Package	96-ball VFBGA	UDIMM (Dual Rank)	UDIMM (Dual Rank)	UDIMM (Dual Rank)				
	Part Number	MT41K256M16HA-125:E	MT18KSF51272AZ-1G6	MT18KSF51272AZ-1G6	MTA18ASF1G72AZ-2G1A1				
	Туре		Raw (host ECC required)	Raw (host ECC required)	Raw (host ECC required)				
NAND	Density		8Gb	8Gb	16Gb				
NAND	Package		48-pin TSOP	48-pin TSOP	48-pin TSOP				
	Part Number		MT29F8G08ABBCAH4	MT29F8G08ABABAWP-ITX:B	MT29F16G08ABABA				
	Туре	Serial	Serial	Serial	Serial				
NOR	Density	128Mb	512Mb	512Mb	512Mb				
NOR	Package	24-ball TBGA	SO8, SO16, 24-ball TBGA	SO8, SO16, 24-ball TBGA	SOP2-16/300 mils				
	Part Number		MT25QL512ABA1ESF						
	Туре	Managed (JEDEC STD)		Managed (JEDEC STD)	Managed (JEDEC STD)				
e.MMC	Density	4GB-64GB		4GB64GB	4GB64GB				
9.MIMG	Package	VFBGA, TFBGA, LFBGA	-	VFBGA, TFBGA, LFBGA	VFBGA, TFBGA, LFBGA				
	Part Number	MTFC		MTFC	MTFC				
	Туре	Managed (USB)	Managed (USB)	Managed (USB)	Managed (USB)				
eUSB	Density	2GB-16GB	2GB-16GB	2GB-16GB	2GB-16GB				
9030	Package	36.9mm x 26.6mm	36.9mm x 26.6mm	36.9mm x 26.6mm	36.9mm x 26.6mm				
	Part Number	MTEDC	MTEDC	MTEDC	MTEDC				
	Туре	Managed (SATA)		Managed (SATA)	Managed (SATA)				
SATA SSD	Density	100GB-960GB		100GB-960GB	100GB-960GB				
SATA SSD	Package	2.5" drive, 7mm height]	2.5" drive, 7mm height	2.5" drive, 7mm height				
	Part Number	MTFDD	1	MTFDD	MTFDD				

Depending on the application needs, choose between Micron's standard lifecycle products and our Product Longevity Program (PLP) products with extended lifecycle support. For more information, visit www.micron.com/lifecycle. Products are warranted only to meet Micron's production data sheet specifications. Products, programs and specifications are subject to change without notice. Dates are estimates only. @2017 Micron Technology, Inc. All rights reserved. All information herein is provided on an "AS IS" basis without warranties of any kind. Micron, the Micron logo and Xccela are trademarks of Micron Technology, Inc. NXP Is a trademark of NXP Semiconductors N.V. All other trademarks are property of their respective owners. Rev. L, 5/19 CCMMD-676576390-10755



i.MX8 Mini




Micron Memories Validated:

- 1GB LPDDR4
- 8GB e.MMC 5.0

Please contact your closest sales office for the latest Micron part number.



i.MX8 Quad Max




i.MX8 QM Features Micron's:

- LPDDR4 (up to 8GB)
- Xccela[™] Octal Flash, Q-SPI
- **32GB eMMC5.0** (back side)

Board photo of released MX8 Quad Max



i.MX8 Quad X Plus




i.MX8 QXP Features Micron's:

- LPDDR4 (up to 8GB)
- Xccela[™] Octal Flash, Q-SPI
- **32GB eMMC5.0** (back side)

Board photo of released MX8 Quad X Plus



i.MX8 M



i.MX8 M has validated Micron's:

- 3GB LPDDR4
- 256MbQuad SPI
- 16GB eMMC5.0

Quad SPI Flash MT25QL256ABA1EW9-0SIT

16GB e.MMC MTFC16GAKAECN-2M WT

3GB LPDDR4 MT53B768M32D4NQ-062 WT:B


Board photo of released MX8 M



DRAM Overview



DRAM Market Trends, General Market vs Consumer Adoption



General Market:


- DDR4 dominant interface for devices w/out batteries
- Increased LPDRAM adoption outside of mobile handsets driven by Tablets & other Client apps
 - LPDRAM shipments >50% of total market at the end of CY'16
- DDR5/LPDDR5 early adoption projected to start in late CY'19

Consumer Market:

- Main volume expected to continue to be 4Gb DDR3 for near future, shifting to 8Gb DDR4 for higher density and performance
- LPDRAM adoption primarily for Consumer battery driven applications such as DSCs / DVCs, AR/VR, Home Automation
 - LPDDR4 adoption is expected to advance to new applications due to higher bandwidth requirements: DTV, STB, Smart IoT Gateway/Hub
 - Note LP4 densities shown represent die densities (vs. package)




DRAM Performance Improvements Over Time (IO x16)





LPDDR Performance Improvements Over Time (IO x32)





LPDDRx and DDRx SDRAM Feature Comparison

Туре	LPDDR2	LPDDR3	LPDDR4/4X	DDR2	DDR3/DDR3L	DDR4
Die Density	Up to 8Gb	Up to 32Gb	Up to 32Gb	Up to 2Gb	Up to 8Gb	Up to 16Gb
Core Voltage (Vdd)	1.2V 1.8V WL supply req.	1.2V 1.8V WL supply req.	1.1V/1.0V 1.8V WL supply req.	1.8V 1.55V	1.5V/1.35V	1.2V Separate WL supply 2.5V
I/O Voltage	1.2V	1.2V	1.1V (4X = 0.6V)	Same as VDD	Same as VDD	Same as VDD
Max Clock Freq. /Data rate	533MHz/DDR1066	800MHz/DDR1600	2133MHz/DDR4267	533MHz/DDR1066	1066MHz/DDR2100	1600MHz+/DDR3200+
Burst Lengths	4, 8, 16	8	16, 32	4, 8	BC4, 8	BC4, 8
Configurations	x16, x32	x16, x32	2Ch x16	x4, x8, x16	x4, x8, x16	x4, x8, x16
Address/ Command Signals	14 pins (Mux'd command address)	14 pins (Mux'd command address)	10 pins per channel (Mux'd command Address)	25 pins	27 pins	29 pins (partial mux'd)
Address/ Command Data Rate	DDR (both rising and falling edges of clock)	DDR (both rising and falling edges of clock)	SDR (rising edge of clock only)	SDR (rising edge of clock only)	SDR (rising edge of clock only)	SDR (rising edge of clock only)
On Die Temperature Sensor	Yes	Yes	Yes	No	Optional/RS	Yes
DPD (Deep power- down mode)	Yes	Yes	No	No	No	No
Package Options	POP, MCP, discrete	POP, MCP, discrete	PoP, MCP, discrete	Discrete	Discrete	Discrete
Product/Temp. Grades	CT, IT, AIT, AT, AAT	CT, IT, AIT, AT, AAT	WT (-25' to 85'C) AAT (-40C to 105C) AUT (-40'C to 125'C)	CT, IT, AIT, AT, AAT	CT, IT, AIT, AT, AAT, AUT	CT, IT, AIT, AT, AAT, AUT




Non-Volatile Details



Managed NAND Market

- Continued strong deployment of eMMC
 - Sufficient performance for low/mid end applications
- UFS driven by mobile
 - Higher performance / density vs eMMC
 - Choice for upcoming mid end/premium IVI platforms
- PCIe NVMe SSD future w/ central storage
 - Highest performance and density vs UFS and eMMC


Total Automotive and Industrial Market Units:






e.MMC Fully Managed NAND

PROVIDES REDUCED DESIGN EFFORT FOR MINIMAL COST





e.MMC




Note: 1. V_{SS} and V_{SSQ} are internally connected.

	Symbol	Туре	Description
	CLK	Input	Clock: Each cycle of the clock directs a transfer on the command line and on the data line(s). The frequency can vary between the minimum and the maximum clock frequency.
— V _{CCM}	RST_n	Input	Reset: The RST_n signal is used by the host for resetting the device, moving the device to the pre- idle state. By default, the RST_n signal is temporarily disabled in the device. The host must set ECSD register byte 162, bits[1:0] to 0x1 to enable this functionality before the host can use it.
— V _{CCQM}	CMD	I/O	Command: This signal is a bidirectional command channel used for command and response trans- fers. The CMD signal has two bus modes: open-drain mode and push-pull mode. Commands are sent from the MMC host to the device, and responses are sent from the device to the host.
$ \rightarrow DAT[7:0] $ $ - V_{SS}^{1} $ $ - V_{SSQ}^{1} $	DAT[7:0]	I/O	Data I/O: These are bidirectional data signals. The DAT signals operate in push-pull mode. By de- fault, after power-on or assertion of the RST_n signal, only DAT0 is used for data transfer. The MMC controller can configure a wider data bus for data transfer either using DAT[3:0] (4-bit mode) or DAT[7:0] (8-bit mode). The device includes internal pull-up resistors for data lines DAT[7:1]. Im- mediately after entering the 4-bit mode, the device disconnects the internal pull-up resistors on the DAT[3:1] lines. Upon entering the 8-bit mode, the device disconnects the internal pull-ups on the DAT[7:1] lines.
	DS	Output	Data strobe: Generated by the device and used for data output and CRC status response output in HS400 mode. The frequency of this signal follows the frequency of CLK. For data output, each cycle of this signal directs two bits transfer (2x) on the data, one bit for the positive edge and the other bit for the negative edge. For CRC status response output, the CRC status is latched on the positive edge only, and is "Don't Care" on the negative edge.
	V _{CC}	Supply	V _{CC} : NAND interface (I/F) I/O and NAND Flash power supply.
	V _{CCQ}	Supply	V _{CCQ} : e.MMC controller core and e.MMC I/F I/O power supply.
	V _{SS} ¹	Supply	V _{SS} : NAND I/F I/O and NAND Flash ground connection.
	V _{SSQ} ¹	Supply	V _{SSQ} : e.MMC controller core and e.MMC I/F ground connection.
	V _{DDIM}		Internal voltage node. Do not tie to supply voltage or ground.
	NC	-	No connect: No internal connection is present.
	RFU	-	Reserved for future use: No internal connection is present. Leave it floating externally.



Enjoy Micron Automotive eMMC comprehensive Product Portfolio





SSD Form Factors

2100AI and 2100AT


Parameter	M.2 (PCIe)	µSSD (PCle)
Capacities (GB)	256GB/512GB/1TB	64GB/128GB/256GB/512GB /1TB
Interface	PCIe Gen3 x4	PCIe Gen3 x4
Specification	PCIe M.2 Spec. Rev. 1.1	PCIe BGA Spec. Rev. 1.1
Dimensions	(L) 30 mm (W) 22 mm (H) 1.2 mm (from the top); 1.6 mm for 1TB	(L) 20 mm (W) 16 mm (H) 1.2 mm; 1.6 mm for 1TB
Other	M key	291 Balls







Xccela[™] Flash: Best of Parallel and Serial NOR Flash




	512Mb	512Mb	512Mb	512Mb
	Parallel NOR	Quad-SPI	Twin-Quad	Xccela Flash
	MT28EW	MT25Q	MT25T	MT35X
Bandwidth	80MB/s (Page mode, async, x16)	90MB/s (90MHz, DDR mode)	180MB/s (90MHz, DDR mode)	400MB/s (200MHz, DDR mode)
Initial Word	95ns (x16)	139ns (1.8V, 4-bit)	139ns (1.8V, 8-bit)	85ns (1.8V, 8-bit)
Access Time		157ns (1.8V, 16-bits)	145ns (1.8V, 16-bit)	87.5ns (1.8V, 16-bit)
Subsequent	20ns (16-bits)	6ns (4-bits)	6ns (8-bits)	2.5ns (8-bits)
Word Access	(95ns across 32B page)	24ns (16-bits)	12ns (16-bits)	5ns (16-bits)
Package and	64-TBGA (11x13mm)	24-BGA (6x8mm)	24-BGA (6x8mm)	24-BGA (6x8mm)
Pins	50 Active Pins	6 Active Pins	11 Active Pins	11 Active Pins
Energy Per Bit	101 pJ/bit	41 pJ/bit	41 pJ/bit	28 pJ/bit
52	K THE PERFORMAN	ICE, 4X FEWER PINS	S, 3X LESS ENERGY,	AND 2X SMALLER F

Source Micron datasheets

* Compared to Page Mode Parallel NOR




MT35X (Octal) aka Xccela™ Flash



Symbol	Туре	Description
C	Input	Clock: Provides timing for the serial interface. Command, address, or data inputs are latched on the rising edge of C. Data is shifted out on the falling edge of C.
S#	Input	 Chip select: When S# is LOW, device is selected and in active power mode. Operations are initiated on the falling edge of S#. When S# is HIGH, device is deselected, DQ pins are tri-stated, and unless an internal WRITE operation is in progress, device enters standby mode.
RESET#	Input	RESET: Resets device to its default settings, such as after a volatile configuration register setting which then requires a return to the device default setting. Reset is optional when device settings are fixed by nonvolatile configuration register settings and always synchronized with the host. This pad is internally tied to weak pull-up so the pin can be floated.
W#	Input	Write protect: This input signal is used to freeze the status register in conjunction with the enable/disable bit of the status register. When the enable/disable bit of the status register is set to 1 and the W# signal is driven LOW, the status register nonvolatile bits become read-only and the WRITE STATUS REGISTER operation will not execute. During the extended-SPI protocol with OCTAL READ/PROGRAM instructions, and during octal DDR protocol, this pin functions as an in-put/output (DQ2 functionality). This signal does not have internal pull-ups, it cannot be left floated and must be driven, even if none of W#/DQ2 function is used.
DQ[7:0]	Ι/O	Serial I/O: Bidirectional signals that transfer address, data, and command information. In ex- tended-SPI protocol, DQ0 functions as input and DQ1 as output. DQ[7:2] are not used. In octal protocol, input/output on DQ[7:0] depends on the command. Input can be latched on the rising edge of C (SDR) or on both edges of C (DDR). Data can be shifted out on the falling edge of C (SDR) or on both edges of C (DDR). In octal DDR, DQ[7:0] always function as I/O, input is latched on both edges of C, and output is shifted out on both edges of C. DQ2 is used also as write protection control.
DQS	Output	Data Strobe: Indicates output data valid for DDR modes and is required to support high speed data output. Not required in extended-SPI protocol except to achieve high frequency for specific DDR commands.
Vcc	Supply	Supply voltage: Core and I/O supply.
V _{PP}	Supply	Supply voltage: If V_{PP} is in the voltage range of V_{PPH} , the signal acts as an additional power supply for programming operation, as defined in the Operating Conditions table. The V_{PP} pad will be internally pulled up to V_{CC} , so customer can leave V_{PP} pin floated if not used.
Vss	Supply	Ground: Core and I/O ground connection. V _{SS} is the reference for the V _{CC} supply voltage.




The Evolution of SPI





Micron Read Performance Comparisons

NOR and NAND Performance Comparisons Random Read Access Performance vs. Data Size





Xccela[™] Flash Highest Performance

Packaging MCP (Multi Chip Package), PoP (Package on Package)




What is an e.MCP/e.PoP?


e.MCP is a Multi Chip Package including e.MMC and LPDDRx e.PoP is an e.MCP in a PoP (Package on Package) design

- Benefits include…
 - Board space savings through vertical stacking of several memory chips
 - Minimize bill of materials for simplified manufacturing and cost savings
 - High density, low power consumption, shortest interconnections possible
 - Accelerated time to market through rapid integration of modules











Link to Micron's DRAM Power Calculators

https://www.micron.com/support/tools-and-utilities/power-calc

System Power Calculators

Whether it is calculating battery life for a portable application, planning cooling for a desktop, or determining the power supply for a server, an accurate power budget for the memory is essential.

That's why we've created the Micron System-Power Calculator for all of our SDRAM devices. A system designer can use these models to accurately approximate the power requirements of SDRAM in a system environment, as well as experiment with various memory access schemes to determine the impact on power consumption.

These tools provide an easy method for estimating the memory power requirements needed in making important system architecture and design decisions. With an accurate estimation of power consumption, the system designer can quickly handle complex system trade-offs to optimize the system performance.

For more detailed information on system-power calculations, see the following technical notes:

- DDR TN-46-03
- DDR2 TN-47-04
- DDR3 TN-41-01
- RLDRAM II TN-49-04
- Mobile LPDRAM TN-46-12
- Mobile LPDDR2 TN-42-01 (Restricted Access)

Download Calculator to Excel

- SDRAM System-Power Calculator*
- DDR SDRAM System-Power Calculator*
- DDR2 SDRAM System-Power Calculator*
- DDR3 SDRAM System-Power Calculator*
- DDR4 SDRAM System-Power Calculator*
- RLDRAM II Power Calculator*
- RLDRAM 3 Power Calculator*
- Mobile LPDDR2 System-Power Calculator* (Restricted Access)
- TN-52-01: LPDDR3 System Power Calculator* (Restricted Access)
- TN-53-01: LPDDR4 System Power Calculator* (Restricted Access)
- TN-53-07: LPDDR4X System Power Calculator* (Restricted Access)

*This spreadsheet is for estimating purposes only. Any information provided herein is provided "as is" and without warranties of any kind. Micron warrants only that its products comply with micron's specification sheet for the product at the time of delivery; provided that deviations from specifications which do not materially affect form, fit or function of such product in the system and configuration in or for which it is initially installed or qualified by customer shall not be deemed to constitute failure to comply with such specifications.



Link to Micron's DRAM Technical Notes:

- https://www.micron.com/search-

results?searchRequest=%7b%22Filters%22%3a%5b%7b%22QueryToken%22%3a%22doc%22%2c%22UseLogicalOr%22%3afalse%2c%22lds%22%3a%5b%225538556e-d3e6-4d71-95ce-3986f06fbf34%22%5d%7d%5d%7d

- Advanced Filters		Showing 16 results. Sort by: Relevance Show: 20
Products	^	DDR3 SDRAM × Technical Notes × Clear all
Memory	Reset all	
DRAM	^	TN-00-01: Moisture Sensitivity of Plastic Packages
DDR SDRAM (3)		Technical Notes (PDF) - 10.14.2018
DDR2 SDRAM (4)		This technical note describes shipping procedures for preventing memory devices from absorbing moisture and recommendations for baking devices exposed to excessive moisture
DDR3 SDRAM (16)		Download
DDR4 SDRAM (2)		
LPDRAM (2)		
RLDRAM Memory (1)		TN-04-54: High-Speed DRAM Controller Design
SDRAM (2)		Technical Notes (PDF) - 4.15.2008
DRAM Modules	~	This technical note identifies and discusses five key areas of DRAM controller design.
Multichip Packages	~	Download
NAND Flash	~	TN-00-19: Thinning Considerations for Wafer Products
NOR Flash	\sim	Technical Notes (PDF) - 10.14.2009
		This technical note provides information on optimal wafer-thinning processes to meet specific customer requirements.
Content Types	^	Download
All Content Types (A-Z)	Reset all	User's Manual: New Features of DDR3 SDRAM
Technical Notes (16)		Technical Notes (PDF) - 2.25.2014
		This manual is intended for users who design application systems using DDR3 SDRAM manufactured by Elpida.
		Download
		TN-41-14: DDR3 SDRAM 1.35V-to-1.5V Compatibility Technical Notes (PDF) - 10.16.2012
		Clarifies the voltage backward compatibility statement for 1.35V DDR3L and DDR3Lm devices

Download

TN-41-04: DDR3 Dynamic On-Die Termination

Technical Notes (PDF) - 3.13.2008

With DDR3, dynamic ODT provides systems with increased flexibility to optimize termination values for different loading conditions



Links to Micron's NOR Flash Technical Notes:

https://www.micron.com/search-

results?searchRequest=%7b%22Filters%22%3a%5b%7b%22QueryToken%22%3a%22doc%22%2c%22UseLogicalOr%22%3afalse%2c%22Ids%22%3a%5b%7b%225538556e-d3e6-4d71-95ce-3986f06fbf34%22%5d%7d%5d%7d

- Advanced Filters		Showing 3 results. Sort by: Relevance Show: 20	
Products	^	Xocela Flash X Technical Notes X Clear all	
Memory	Reset all		
NOR Flash Parallel NOR Flash (2) Serial NOR Flash (2) Xcoela Flash (3)	^	TN-12-30: NOR Flash Cycling Endurance and Data Retention Technical Notes (PDF) - 11.14.2017 This technical note defines the industry standards for this testing, Micron's NOR Flash testing methodology, and the two key metrics used to measure NOR device failure: cycling endurance and data retention. Download	
Solutions	~	TN-25-08: Maximize SPI NOR, Xccela™ Flash and Quad SPI NAND Memory Design Flexibility with a Single Package	
Content Types	^		
All Content Types (A-Z)	Reset all	This technical note discusses how a single 24-ball BGA package (6 x 8 mm) can support a variety of flash products, enabling designers to offer a range of densities, features and performance levels simply by replacing the installed flas	
 Technical Notes (3) 			
		TN-12-30: NOR Flash Cycling Endurance and Data Retention (Japanese) Technical Notes (PDF) - 7.8.2015 This technical note defines the industry standards for this testing, Micron's NOR Flash testing methodology, and the two key metrics used to measure NOR device failure: cycling endurance and data retention.	
		Download	



Link to Micron's e.MMC Technical Notes:

- https://www.micron.com/search-

results?searchRequest=%7b%22Filters%22%3a%5b%7b%22QueryToken%22%3a%22doc%22%2c%22UseLogicalOr%22%3afalse%2c%22Ids%22%3a%5b%225538556e-d3e6-4d71-95ce-3986f06fbf34%22%5d%7d%5d%7d

- Advanced Filters		Showing 24 results. Sort by: Relevance - Show: 20 -		
Products	^	eMMC X Technical Notes X Clear all		
Memory	Reset all			
Managed NAND	^	TN-FC-62: e.MMC PCB Design Guide 5.1		
Multichip Packages	~	This technical note is a guide for PCB designers using Micron e.MMC 5.1 devices. Download		
Solutions	~	TN-FC-41: e.MMC Factory Reset Preferred Erase Method		
Content Types	^	This technical note explains the difference between the two options and the guidelines to properly sanitize (purge) the sensitive data stored physically on Micron memory		
All Content Types (A-Z)	Reset all	Download		
Technical Notes (24)		TN-FC-32: e.MMC Device Health Report a Technical Notes - 12.16.2014 This technical note describes the Device Health Report procedure for Micron Mobile e.MMC memory devices. Download		
		TN-29-84: e.MCP v5.1 Command Queue QSR Polling Solution		
		This technical note describes how to check for and correct the QSR timeout condition. Download		
		TN-FC-54: Refresh Features for Micron e.MMC Automotive 5.0 Devices		
		TN-FC-35: e.MMC PCB Design Guide		

This technical note is a guide for PCB designers using Micron e.MMC devices.

Download



Link to Micron's SSD Technical Notes:

<u>https://www.micron.com/search-</u>

- Advanced Filters		Showing 4 results. Sort by: Relevance - Show: 20 -
Products	^	NVMe SSDs X Technical Notes X Clear all
Storage	Reset all	
Solid State Drives	^	TN-FD-47: 2100AI/AT PCIe Schematics Reference Design a Technical Notes - 5.16.2019 This document provides system design guidelines for PCI NVMe™ SSDs belonging to Micron's 2100AT/2100AI product family. Download
Solutions	\sim	
Content Types	^	TN-FD-45: Host Memory Buffer in 2100AI/AT SSDs
All Content Types (A-Z)	Reset all	This technical note describes NVMe's Host Memory Buffer, and how it is implemented in the Micron 2100AI/AT SSD product family with details on how Linux OS manages this feature to support customer system integration.
Technical Notes (4)		Download

TN-FD-15: P320h/P420m SSD Performance Optimization and Testing

Technical Notes (PDF) - 4.7.2014

This technical note describes how to optimize and test the performance of the Micron P320h and P420m SSDs.

1

Download

TN-FD-46: NVMe Linux Enablement

Technical Notes - 5.20.2019

This technical note describes Linux support for NVMe in regards to using Host Memory Buffer.

Download

