

# S32K3 RTD TRAINING - LCU

AUTOMOTIVE APPLICATIONS TEAM

---

Created: Mar 2021

Last Update: Mar 2021



SECURE CONNECTIONS  
FOR A SMARTER WORLD

# Agenda

- LCU Overview
- RTD configuration
- Main API functions
- Example Code
- LUT Configuration Tips


# LCU OVERVIEW

# S32K3xx LCU Overview

- Logic Control Unit (LCU) comprises logic cells with programmable logic that operates outside the speed limitations of software execution.
- Logic cell takes up to 4 input signals and through the Look Up Table (LUT) generates 4 output signals
- Input sources are a combination of the following:
  - I/O pins
  - Peripheral outputs
  - Register bits
- Output can be directed internally to peripherals and to an output pin.
- Combinatorial Logic:
  - Any 16 x 4 Truth Table such AND, NAND, AND-OR, AND-OR-INVERT, OR-XOR, OR-XNOR and their combinations
- Latches:
  - S-R, D-flip flop, JK-flip flop
- Advanced:
  - Incremental encoder, ACIM, PMSM & BLDC motor controllers


# S32K3xx LCU Overview

- The LCU is used to create small combinatorial sequential logic circuits.
  - The logic operation can be programmed by software.
- **Hardware resource:**
  - Up to 6 LCs (Logic Cells)
  - Each LC contains 4 LTUs (Look-up Table) attached with 4 inputs and outputs.
  - Software override option included to allow software input to logic functions
  - Force control support for motor control / power conversion applications



# LCU Example Project

How to use the LCU module to generate a complementary pair PWM signal?



# RTD CONFIGURATION

# eMIOS\_Mcl component Configuration(1)-Counter Bus

- **eMIOS Channel:** Select 0 to generate the counter bus B
- **Master Bus Mode Type:** Select the MCB\_UP\_COUNTER to generate counter bus B
- **Default period:** Specified the counter bus B period

The screenshot shows the EMIOS [Drivers] configuration window. The main window title is "EMIOS [Drivers]" and it has a green status indicator. The "Name" field is "Emios\_Mcl\_lp\_1" and the "Mode" is "General Mode". Under the "Emios Mcl" section, the "Preset" is "Custom...". The "Mcl General Configuration" tab is active, showing a list of instances with "0" selected. The configuration for instance "0" is as follows:

Name	EmiosCommon_0
Emios Instance	EMIOS_0
Enable EMIOS freez state	<input checked="" type="checkbox"/>
EmiosMclEnableGlobalTimeBase	<input checked="" type="checkbox"/>
Clock Divider Value	1

Below this, the "Emios Master Buses" section is expanded, showing a list of buses with "0" selected. The configuration for bus "0" is as follows:

Name	EMIOS_0_MasteBus0
Emios Channel	0
Master Bus Mode Type	MCB_UP_COUNTER
Default period	8000
Offset at start	0
Master Bus Prescaler	DIV_1
Master Bus Alternate Prescaler	DIV_1
Allow Debug Mode	<input checked="" type="checkbox"/>
Interrupt Enable	<input checked="" type="checkbox"/>
PWM exclusive access	<input type="checkbox"/>

Three red circles with numbers 1, 2, and 3 are overlaid on the "Emios Master Buses" configuration, pointing to the "Emios Channel", "Master Bus Mode Type", and "Default period" fields respectively.



# eMIOS\_pwm component Configuration(1)-PWM generation

- **Channel Id:** Specified which channel used to PWM generation
- **Mode Select:** Select the OPWMB mode to generate a PWM signal
- **Counter Bus:** Specified the reference counter bus
- **Duty Cycle:** Specified the duty cycle of generated PWM signal

Name: Emios\_pwm\_1  
Mode: Emios Pwm Mode  
Preset: Custom...

**EMIOS\_PWM**  
PwmGeneral  
Name:   
PwmDevErrorDetect:

**Emios Instance**  
PwmEmios\_0  
Name: PwmEmios\_0  
Hardware instance: Emios\_0

**Emios Channels**

Channel	Name	Channel Id	Mode select	Flag Generation	Counter Bus	Freeze enable	Output Disable Source	Clock prescaler	Clock prescaler Alternate	Prescaler Clock Source	Polarity	Flag Event response
0												
1	PwmEmiosChannels_1	CH_1	EMIOS_PWM_MODE_OPWMB	Trailing_Edge	EMIOS_PWM_BUS_BCDE	<input type="checkbox"/>	EMIOS_PWM_OUTPUT_DISABLE_NONE	EMIOS_PWM_CLOCK_DIV_1	EMIOS_PWM_CLOCK_DIV_1	EMIOS_PWM_PS_SRC_MODULE_CLOCK	EMIOS_PWM_ACTIVE_HIGH	EMIOS_PWM_NOTIFICATION_DISABLED

**EmiosChIrqCallback**  
Name: EmiosChIrqCallback  
Callback function: NULL\_PTR  
Callback parameter: NULL\_PTR

Duty cycle [ticks]: 4000  
Period [ticks]: 65534  
Phase Shift [ticks]: 0



# Trgmux component Configuration(1)-Routing PWM to LCU

- **Hardware Group:** Specified the LCU group
- **Hardware Input:** Specified which eMIOS channel will be routed to LCU
- **Hardware Output:** Specified which logic cell and input connected to the eMIOS channel

The screenshot shows the configuration window for a Trigger MUX component. The main window is titled "Trigger MUX [Drivers]" and has a name field set to "Trgmux\_ip\_1". The mode is set to "General Mode". Below this, there is a section for "TRGMUX" with a "Preset" dropdown set to "Custom...".

Inside the TRGMUX section, there are tabs for "Name", "General", and "Specific Configuration". The "Specific Configuration" tab is active, showing a "Name" field set to "Trgmux Logic Group". Below this, there is a list of logic groups, with "0" selected. The details for logic group "0" are shown:


- Name: trgmuxLogicGroup\_0
- Hardware Group: TRGMUX\_IP\_LCU0\_0 (marked with a red circle 1)
- Hardware Lock:

Below the hardware group details, there is a section for "Trgmux Logic Trigger" with a table of triggers:

#	Name	Logic Trigger Name	Hardware Output (3)	Hardware Input (2)
0	trgmuxLogicTrigger_0	TRGMUX_LOGIC_GROUP_0_TRIGGER_0	TRGMUX_IP_OUTPUT_LCU0_0_INP_I0	TRGMUX_IP_INPUT_EMIO50_IPP_CH1
1	trgmuxLogicTrigger_1	TRGMUX_LOGIC_GROUP_0_TRIGGER_1	TRGMUX_IP_OUTPUT_LCU0_0_INP_I1	TRGMUX_IP_INPUT_EMIO50_IPP_CH3

# LCU Component Configuration(1)-Lcu Logic Input

- **LCU Hardware Module:** select the LCU instance to use
  - LCU\_0
  - LCU\_1
- **Logic Cell:** select the logic cell of each LCU instance to use
  - LC\_0/1/2
- **Hardware Input:** select the input of each logic cell
  - INPUT\_0/1/2/3
- **Mux Select:** selects the sources for inputs to the LCs
  - SEL\_LOGIC\_0
  - SEL\_LU\_IN\_0/1/2/3/4/5/6/7/8/9/10/11
- **Software Override:** check to enable SW override feature
  - Input software override logic to override external inputs



# LCU Component Configuration(2)-Lcu Logic Output

- **Hardware Output:** select the output of each logic cell
  - OUTPUT\_0/1/2/3
- **LUT Control:**
  - Specifies the LUT positions, based on the combined LC input value, that result in assertion of this output.
- **LUT Rise Filter:** Specifies the rising edge thresholds for LC output filters
  - 0 – 65535 LCU clocks
  - Used to configure dead-time
- **LUT Fall Filter:** Specifies the falling edge thresholds for LC output filters
  - 0 – 65535 LCU clocks
- **Enable Debug Mode:** check to enable outputs to continue operation in Debug mode
  - Unchecked: Inactive
  - Checked: Continue normal operation

User needs to click “+” to add a LCU Output configuration

Name	Lcu Logic Instance	Lcu Logic Input	Lcu Logic Output
0			
1			
2			
3			

Configuration for mclLcuOutputConfiguration\_0:

- Name: mclLcuOutputConfiguration\_0
- Logic Output Name: LCU\_LOGIC\_OUTPUT\_0
- Hardware Instance: LCU\_IP\_HW\_INST\_0
- Hardware Logic Cell: LCU\_IP\_HW\_LC\_0
- Hardware Output: LCU\_IP\_HW\_OUTPUT\_0 (1)
- Output LUT Control: 0x5555 (2)
- LUT Rise Filter: 160 (3)
- LUT Fall Filter: 0 (4)
- LCU Interrupt Callback: NULL\_PTR
- Enable Debug Mode:  (5)
- Invert Output:
- LUT DMA Enable:
- LUT Interrupt Enable:
- Using Force Signal:



# MAIN API FUNCTIONS

# Main RTD API Functions & Usage

The LCU component provides the following main API functions

- Lcu\_Ip\_ReturnType **Lcu\_Ip\_Init**(const Lcu\_Ip\_InitType \* const pxLcuInit)
  - It initialize the input/output configuration and should be called before invoking all other API functions.
- Lcu\_Ip\_ReturnType **Lcu\_Ip\_Deinit**(void)
  - It resets all logic cells to default.
- Lcu\_Ip\_ReturnType **Lcu\_Ip\_SetSyncInputSwOverrideEnable**(const Lcu\_Ip\_SyncInputValueType List[], const uint8 Dimension)
  - This function is called for enable software override function.
- Lcu\_Ip\_ReturnType **Lcu\_Ip\_SetSyncInputSwOverrideValue**(const Lcu\_Ip\_SyncInputValueType List[], const uint8 Dimension)
  - Specifies the software override value for each logic cell input.
- Lcu\_Ip\_ReturnType **Lcu\_Ip\_SetSyncInputMuxSelect**(const Lcu\_Ip\_SyncInputValueType List[], const uint8 Dimension)
  - Selects the source of the logic cell input.
- Lcu\_Ip\_ReturnType **Lcu\_Ip\_SetSyncOutputEnable**(const Lcu\_Ip\_SyncOutputValueType List[], const uint8 Dimension)
  - Enables logic cell outputs.

# Main RTD API Functions & Usage

The LCU component provides the following main API functions

- Lcu\_Ip\_ReturnType **Lcu\_Ip\_SetSyncOutputPolarity**(const Lcu\_Ip\_SyncOutputValueType List[], const uint8 Dimension)
  - Specifies the polarity of the outputs.
- Lcu\_Ip\_ReturnType **Lcu\_Ip\_SetSyncOutputFallFilter**(const Lcu\_Ip\_SyncOutputValueType List[], const uint8 Dimension)
  - Specifies the number of consecutive clock cycles the filter output must be logic 0 before the output signal goes low.
- Lcu\_Ip\_ReturnType **Lcu\_Ip\_SetSyncOutputRiseFilter**(const Lcu\_Ip\_SyncOutputValueType List[], const uint8 Dimension)
  - Specifies the number of consecutive clock cycles the filter output must be logic 1 before the output signal goes high.
- Lcu\_Ip\_ReturnType **Lcu\_Ip\_SetSyncOutputLutControl**(const Lcu\_Ip\_SyncOutputValueType List[], const uint8 Dimension)
  - Specifies the LUT positions, based on the combined LC input value, that result in assertion of this output.
- Lcu\_Ip\_ReturnType **Lcu\_Ip\_GetSyncLogicInput**(Lcu\_Ip\_SyncInputValueType List[], const uint8 Dimension)
  - Indicates states of logic cell inputs.
- Lcu\_Ip\_ReturnType **Lcu\_Ip\_GetSyncSwOverrideInput**(Lcu\_Ip\_SyncInputValueType List[], const uint8 Dimension)
  - Indicates states of logic cell inputs or software-overridden inputs, depending upon the state of the SW override function.

# EXAMPLE CODE



# Example Project—Application Codes

- ① Include “Lcu\_Ip.h”—user config data and API function declare

```
/* Including necessary configuration files. */
#include "Mcal.h"
#include "Siul2_Dio_Ip.h"
#include "Siul2_Port_Ip.h"
#include "Clock_Ip.h"
#include "Emios_Pwm_Ip.h"
#include "Emios_Mcl_Ip.h"
#include "Trgmux_Ip.h"
#include "Lcu_Ip.h"
```

- ② Declare a **Lcu\_Ip\_SyncOutputValueType** variable representing the output state of the LCU

```
Lcu_Ip_SyncOutputValueType Motor_OutputList[4] =
{
    {0, LCU_IP_OUTPUT_DISABLE},
    {1, LCU_IP_OUTPUT_DISABLE},
    {2, LCU_IP_OUTPUT_DISABLE},
    {3, LCU_IP_OUTPUT_DISABLE},
};
```

# Example Project—Application Codes

- ③ Initialize the LCU module and enable the output

```
/* Write your code here */
Clock_Ip_Init(&Mcu_aClockConfigPB[0]);
Siul2_Port_Ip_Init(NUM_OF_CONFIGURED_PINS0, g_pin_mux_InitConfigArr0);
Emios_Mcl_Ip_Init(0, &Emios_Mcl_Ip_0_Config_BOARD_INITPERIPHERALS);
Emios_Pwm_Ip_InitChannel(0, &Emios_Pwm_Ip_BOARD_InitPeripherals_I0_Ch1);
Emios_Pwm_Ip_InitChannel(0, &Emios_Pwm_Ip_BOARD_InitPeripherals_I0_Ch3);
Trgmux_Ip_Init(&Trgmux_Ip_xTrgmuxInitPB);
Lcu_Ip_Init(&Lcu_Ip_xLcuInitPB);
Motor_OutputList[0U].Value = LCU_IP_OUTPUT_ENABLE;
Motor_OutputList[1U].Value = LCU_IP_OUTPUT_ENABLE;
Motor_OutputList[2U].Value = LCU_IP_OUTPUT_ENABLE;
Motor_OutputList[3U].Value = LCU_IP_OUTPUT_ENABLE;
Lcu_Ip_SetSyncOutputEnable(&Motor_OutputList[0U], 4);
```

```
/* Initialize the Clock */
/* Initialize the Port */
/* Initialize eMIOS foundation configuration */
/* Output a PWM signal which will be routed to LCU --EVB*/
/* Output a PWM signal which will be routed to LCU --WB*/
/* TRGMUX initialization */
/* initialize the LCU module */
/* LCU_Output_0 enable */
/* LCU_Output_1 enable */
/* LCU_Output_2 enable */
/* LCU_Output_3 enable */
/* Apply LCU output configuration */
```

# Example Project—Dependency and HW requirements

- **Dependent RTD components**

- **Siul2\_Dio**: provide the GPIO pin operation API functions;
- **Siul2\_Port**: provide the GPIO PORT configuration API functions;
- **Clock**: configure system clocks;
- **Emios\_Pwm**: provide the PWM output configuration API function;
- **Emios\_Mcl**: provide the eMIOS basic configuration API function;
- **Trgmux**: provide the Trgmux configuration API function.


- **HW requirements**

- S32K344-WB( schematic: [SPF-47478 Rev.A](#) )
- S32K3X4EVB-Q257(schematic: [SPF-47651 Rev.B](#))
- Support by two different **.mex** file, need to open in **S32\_CT** and re-generate the configuration codes.

# LUT CONFIGURATION TIPS

# LUT Configuration Tips

Logic cell 0 O0= not I0\_DFF  
O1= I0\_DFF



Inputs				Outputs			
I3	I2	I1	I0	O0	O1	O2	O3
Not related	Not related	Not related	PWM	PWM_LS	PWM_HS	Not related	Not related
0	0	0	0	1	0	0	0
0	0	0	1	0	1	0	0
0	0	1	0	1	0	0	0
0	0	1	1	0	1	0	0
0	1	0	0	1	0	0	0
0	1	0	1	0	1	0	0
0	1	1	0	1	0	0	0
0	1	1	1	0	1	0	0
1	0	0	0	1	0	0	0
1	0	0	1	0	1	0	0
1	0	1	0	1	0	0	0
1	0	1	1	0	1	0	0
1	1	0	0	1	0	0	0
1	1	0	1	0	1	0	0
1	1	1	0	1	0	0	0
1	1	1	1	0	1	0	0
<b>LUT register value</b>				<b>0x5555</b>	<b>0xAAAA</b>	<b>0x0000</b>	<b>0x0000</b>



SECURE CONNECTIONS  
FOR A SMARTER WORLD