



# FlexCAN Bit Timing Calculation

by: Petr Stancik  
TIC

The FlexCAN module supports a variety of means to setup bit timing parameters that are required by the CAN protocol.


This document gives a basic insight into bit timings relationship and provide easy step-by-step guide to calculate bit timing parameters for desired baudrate.

## Table Of Contents

1	Introduction .....	2
2	Step-by-step guide .....	5
3	Example .....	6

# 1 Introduction

The clock dependency can be described based on the following figure.



Starting from a data frame transferred on the bus. A desired baudrate tells how many bits are sent on the network per second. The Nominal Bit Rate (baudrate) is uniform throughout the network and is given by:

$$\text{baudrate} = 1 / t_{\text{NBT}} \quad (1)$$

The  $t_{\text{NBT}}$  represents a period of the Nominal Bit Time (NBT), i.e. single bit transferred on the bus. The NBT is separated into four non-overlapping segments, SYNC\_SEG, PROP\_SEG, PHASE\_SEG1 and PHASE\_SEG2. Each of these segments is an integer multiple of Time Quantum  $t_Q$ .

$$t_{\text{NBT}} = t_Q + \text{PROP\_SEG} * t_Q + \text{PHASE\_SEG1} * t_Q + \text{PHASE\_SEG2} * t_Q = \text{NBT} * t_Q \quad (2)$$

The below table summarizes the possible values each segment can be set to.

Segment	Duration
SYNC_SEG	$t_{\text{SYNC\_SEG}} = 1 t_Q$
PROP_SEG	$t_{\text{PROP\_SEG}} = 1, 2 \dots 8 t_Q$
PHASE_SEG1	$t_{\text{PHASE\_SEG1}} = 1, 2 \dots 8 t_Q$
PHASE_SEG2	$t_{\text{PHASE\_SEG2}} = \text{MAX}(\text{IPT}, t_{\text{PHASE\_SEG1}})$

Note: The function  $\text{MAX}( , )$  returns the larger of the two arguments.

The duration of the segment PHASE\_SEG1 may be between 1 and 8 Time Quanta if one sample per bit is selected and may be between 2 and 8 Time Quanta if three samples per bit are selected. If three samples per bit are chosen, the most frequently sampled value is taken as the bit value.


The duration of segment PHASE\_SEG2 must be equal to PHASE\_SEG1, unless PHASE\_SEG1 is less than the Information Processing Time (IPT), in which case PHASE\_SEG2 must be equal to the Information Processing Time. The Information Processing Time is equal to 2 Time Quanta

From the table, it would appear that the minimum number of Time Quanta per bit (NBT) is 5. However, many CAN controllers require a minimum of 8 Time Quanta per bit. The maximum number of Time Quanta per bit is 25.


A Time Quantum is the atomic unit of time handled by the CAN engine and it is given by the Serial Clock (Sclock) period as

$$t_Q = 1/Sclock = 1/[CPI\_clock / (PRESDIV+1)]. \tag{3}$$

The CPI\_clock is the CAN Protocol Interface clock, can be either the peripheral clock (driven by the FMPLL) or the crystal oscillator clock. The PRESDIV controls a Prescaler that generates the Serial Clock (Sclock)



The clock source selection is done by the CLK\_SRC bit of the CTRL register. Moreover this register contains other fields used to control bit timing parameters as was mentioned above: PRESDIV, PROPSEG, PSEG1, PSEG2 and RJW. The SMP specifies if one or three samples per bit is used.



These parameters have to be properly calculated/selected to meet the CAN specification.

The following chapter provides a step-by-step guide for determining the optimum bit timing parameters which satisfy the requirements for proper bit sampling. Besides the desired baudrate and selected CPI clock a physical interface parameters and bus length is also needed to determine propagation segment duration.

## 2 Step-by-step guide

### STEP 1: Determine minimum permissible time for the PROP\_SEG segment.

Obtain the maximum propagation delay of the physical interface for both the transmitter and the receiver from the manufacturers data sheet. Calculate the propagation delay of the bus by multiplying the maximum length of the bus by the signal propagation delay of the bus cable. Use these values to calculate  $t_{PROP\_SEG}$  using equation

$$t_{PROP\_SEG} = 2(t_{BUS} + t_{TX} + t_{RX}) \quad (4)$$

### STEP 2: Choose CPI\_clock, the Prescaler and NBT.

Determine Prescaler and a Nominal Bit Time (NBT ). Basically you can combine equations 1, 2 and 3 into

$$NBT * Prescaler = CPI\_clock / \text{baud rate}. \quad (5)$$

As already mentioned NBT may be integer number in range 8 to 25 and Prescaler in range 1 to 256. Find those combinations of NBT \* Prescaler which is equal to CPI\_clock/ baud rate. There may be a lot of possible combinations. If none can be found choose different CPI\_clock.

### STEP 3: Calculate PROP\_SEG duration.

The number of time quanta required for the PROP\_SEG segment are calculated based on chosen Prescaler value

$$\begin{aligned} PROP\_SEG &= \text{ROUND\_UP}(t_{PROP\_SEG} / t_Q) \\ &= \text{ROUND\_UP}(t_{PROP\_SEG} * CPI\_clock / Prescaler) \end{aligned} \quad (6)$$

where the function ROUND\_UP( ) returns the argument rounded up to the next integer value.

### STEP 4: Determine PHASE\_SEG1, PHASE\_SEG2

From the number of Time Quanta per bit obtained in Step 2, subtract the PROP\_SEG value calculated in Step 3 and subtract 1  $t_Q$  for SYNC\_SEG.

If the remaining number is an odd number greater than 3 then add one to the PROP\_SEG value and recalculate.

If the remaining number is equal to 3 then PHASE\_SEG1 = 1 and PHASE\_SEG2 = 2 and only one sample per bit may be chosen. Otherwise divide the remaining number by two and assign the result to PHASE\_SEG1 and PHASE\_SEG2.

### STEP 5: Determine RJW

RJW is chosen as the smaller of 4 and PHASE\_SEG1

### STEP 6: Calculate required oscillator tolerance

There are two clock tolerance requirements which must be satisfied.

$$(2 * \Delta f) * 10 * t_{NBT} < t_{RJW} \quad (8)$$

$$(2 * \Delta f) * (13 * t_{NBT} - t_{PHASE\_SEG1}) < \text{MIN}(t_{PHASE\_SEG1}, t_{PHASE\_SEG2}) \quad (9)$$

where the function MIN( , ) returns the smaller of the two arguments.

As the required oscillator tolerance select the smaller of the calculated values.

## 3 Example

Calculate the bit segments for the following system constraints:

- Bit rate = 500k bit per second
- Bus length = 10m
- Bus propagation delay =  $5 \times 10^{-9}$  s/m
- Physical Interface (PCA82C250) transmitter plus receiver propagation delay = 150ns at 85C
- CPI\_clock = 40 MHz

#### STEP 1:

Physical delay of bus = 10m x 5 ns/m = 50ns

$$t_{PROP\_SEG} = 2(50 + 150) = 400 \text{ ns}$$

#### STEP 2:

$$NBT * \text{Prescaler} = \text{CPI\_clock} / \text{baud rate} = 40 \text{ MHz} / 500\text{kbps} = 80$$

There can be 4 possibilities:

NBT = 20, Prescaler = 4

NBT = 16, Prescaler = 5

NBT = 10, Prescaler = 8

NBT = 8, Prescaler = 10

Lets choose the first one

#### STEP 3:

$$\text{PROP\_SEG} = \text{ROUND\_UP}(400\text{ns} * 40\text{MHz} / 4) = 4$$

**STEP 4:**

$$\text{NBT} - 1 - \text{PROP\_SEG} = 20 - 1 - 4 = 15$$

As the result is odd increase PROP\_SEG and recalculate

$$20 - 1 - 5 = 14$$

Divide the number by two and assign the result to PHASE\_SEG1 and PHASE\_SEG2.

$$\text{PHASE\_SEG1} = 7 \text{ and } \text{PHASE\_SEG2} = 7$$

**STEP 5:**

RJW is chosen as the smaller of 4 and PHASE\_SEG1, so RJW = 4

**STEP 6:**

$$(2 * \Delta f) * 10 * t_{\text{NBT}} < t_{\text{RJW}}$$

$$(2 * \Delta f) * 10 * 20 < 4 \quad \Rightarrow \Delta f < 0.01 = 1\%$$

$$(2 * \Delta f) * (13 * t_{\text{NBT}} - t_{\text{PHASE\_SEG2}}) < \text{MIN}(t_{\text{PHASE\_SEG1}}, t_{\text{PHASE\_SEG2}})$$

$$(2 * \Delta f) * (13 * 20 - 7) < \text{MIN}(7, 7) \Rightarrow \Delta f < 0.0138 = 1.38\%$$

required oscillator tolerance is 1%

**In summary:**

Prescaler = 4

Nominal Bit Time = 20

PROP\_SEG = 5

PHASE\_SEG1 = 7

PHASE\_SEG2 = 7

RJW = 4

Oscillator tolerance = 1%

Similarly repeat steps 3-6 for next NBT, Prescaler values given in step 2.

Calculated bit timing parameters are given in following table.

Prescaler [-]	Sclock [MHz]	t <sub>Q</sub> [ns]	NBT [#t <sub>Q</sub> ]	PROPSEG [#t <sub>Q</sub> ]	PSEG1 [#t <sub>Q</sub> ]	PSEG2 [#t <sub>Q</sub> ]	RJW [#t <sub>Q</sub> ]	Δf[%] [%]	sample point [%]	CANx_CR [hex]
4	10	100	20	5	7	7	4	1	65.00	0x03F60004
5	8	125	16	5	5	5	4	1.231527	68.75	0x04E40004
8	5	200	10	3	3	3	3	1.181102	70.00	0x07920002
10	4	250	8	3	2	2	2	0.980392	75.00	0x09490002

## How to Reach Us:

### Home Page:

www.freescale.com

### E-mail:

support@freescale.com

### USA/Europe or Locations Not Listed:

Freescale Semiconductor  
Technical Information Center, CH370  
1300 N. Alma School Road  
Chandler, Arizona 85224  
+1-800-521-6274 or +1-480-768-2130  
support@freescale.com

### Europe, Middle East, and Africa:

Freescale Halbleiter Deutschland GmbH  
Technical Information Center  
Schatzbogen 7  
81829 Muenchen, Germany  
+44 1296 380 456 (English)  
+46 8 52200080 (English)  
+49 89 92103 559 (German)  
+33 1 69 35 48 48 (French)  
support@freescale.com

### Japan:

Freescale Semiconductor Japan Ltd.  
Headquarters  
ARCO Tower 15F  
1-8-1, Shimo-Meguro, Meguro-ku,  
Tokyo 153-0064, Japan  
0120 191014 or +81 3 5437 9125  
support.japan@freescale.com

### Asia/Pacific:

Freescale Semiconductor Hong Kong Ltd.  
Technical Information Center  
2 Dai King Street  
Tai Po Industrial Estate  
Tai Po, N.T., Hong Kong  
+800 2666 8080  
support.asia@freescale.com

### For Literature Requests Only:

Freescale Semiconductor Literature Distribution Center  
P.O. Box 5405  
Denver, Colorado 80217  
1-800-441-2447 or 303-675-2140  
Fax: 303-675-2150  
LDCForFreescaleSemiconductor@hibbertgroup.com

Information in this document is provided solely to enable system and software implementers to use Freescale Semiconductor products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits or integrated circuits based on the information in this document.

Freescale Semiconductor reserves the right to make changes without further notice to any products herein. Freescale Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Freescale Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters that may be provided in Freescale Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals", must be validated for each customer application by customer's technical experts. Freescale Semiconductor does not convey any license under its patent rights nor the rights of others. Freescale Semiconductor products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Freescale Semiconductor product could create a situation where personal injury or death may occur. Should Buyer purchase or use Freescale Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold Freescale Semiconductor and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Freescale Semiconductor was negligent regarding the design or manufacture of the part.



Freescale™ and the Freescale logo are trademarks of Freescale Semiconductor, Inc. All other product or service names are the property of their respective owners.

© Freescale Semiconductor, Inc. 2007. All rights reserved.

**Error! Reference source not found.**

**Error! Reference source not found.**

**Error! Reference source not found.**