I'm working with u-boot on T1042D4RDB, and have some question about SerDes memory mapping.
- Is there a maximum physical memory region which is allocated by CPU for SerDes ? If so, is there any documentation about CPU physical memory mapping limits?
- If SerDes has a maximum physical memory region, can i set custom size TLBs and LAWs inside this memory region? For example, according to 0x06 SerDes configuration, SerDes has 4 PCIe buses. Can these buses have custom-size memory regions? Is there any constraint about minimum size or maximum size for each bus?
- Does maximum SerDes memory region depend on CPU or board? I mean, is it configurable size from board to board?
Thanks in advanced.