AnsweredAssumed Answered

Multiple reads/writes occurring unexpectedly with SEMC PSRAM IMXRT1060

Question asked by Mike Moretti on Jun 22, 2020
Latest reply on Jun 25, 2020 by Sabina Bruce



We're using SEMC PSRAM mode to access an FPGA.  For some reason, whenever we access only one address inside our code, the 1060 accesses somewhere around 6 or so addresses before/after that address.  I couldn't find anything in the reference manual about this.  Does anyone have any idea how to stop this from happening?