Hi NXP Team,
We have gone through the reference of the below link:
i.MX6Q PCIe EP/RC Validation System
- In our end application we want to establish full-duplex communication between two processors. (which might not be the video data). How we can build the same?
- In the application how we can establish the synchronization between these two reads and write? Is this something already implemented by NXP?