AnsweredAssumed Answered

[iMX8MM] Change UART console

Question asked by Oliver Vu on May 19, 2020
Latest reply on May 20, 2020 by Oliver Vu

Hello

I'm using flex-imx8mm

I want to change console from UART 2 -> UART 3. I changed it in the u-boot, but I can't start kernel.

Please help me. Thanks you

[UPDATE]

Change 0x30890000 to 0x30880000

"console=ttymxc2,115200 earlycon=ec_imx6q,0x30880000,115200\0" \

u-Boot change:

  • DTB

chosen {
bootargs = "console=ttymxc2,115200 earlycon=ec_imx6q,0x30890000,115200";
stdout-path = &uart3;
};

  • include/configs

#define CONFIG_EXTRA_ENV_SETTINGS \
CONFIG_MFG_ENV_SETTINGS \
M4_BOOT_ENV \
JAILHOUSE_ENV \
"script=boot.scr\0" \
"image=Image\0" \
"console=ttymxc2,115200 earlycon=ec_imx6q,0x30890000,115200\0" \
"fdt_addr=0x43000000\0" \
"fdt_high=0xffffffffffffffff\0" \
"boot_fdt=try\0" \
"fdt_file=undefined\0" \
"initrd_addr=0x43800000\0" \
"initrd_high=0xffffffffffffffff\0" \

....

#define CONFIG_MXC_UART
#define CONFIG_MXC_UART_BASE UART3_BASE_ADDR

 

Result:

U-Boot SPL 2018.03-g5823e9f-dirty (May 19 2020 - 14:45:59 +0700)
power_bd71837_init
dram_init: LPDDR4: 2GB
DDRINFO: start lpddr4 ddr init
DRAM PHY training for 3000MTS
check ddr4_pmu_train_imem code
check ddr4_pmu_train_imem code pass
check ddr4_pmu_train_dmem code
check ddr4_pmu_train_dmem code pass
Training PASS
DRAM PHY training for 3000MTS
check ddr4_pmu_train_imem code
check ddr4_pmu_train_imem code pass
check ddr4_pmu_train_dmem code
check ddr4_pmu_train_dmem code pass
Training PASS
DRAM PHY training for 400MTS
check ddr4_pmu_train_imem code
check ddr4_pmu_train_imem code pass
check ddr4_pmu_train_dmem code
check ddr4_pmu_train_dmem code pass
Training PASS
DRAM PHY training for 100MTS
check ddr4_pmu_train_imem code
check ddr4_pmu_train_imem code pass
check ddr4_pmu_train_dmem code
check ddr4_pmu_train_dmem code pass
Training PASS
DDRINFO:ddrphy calibration done
DDRINFO: ddrmix config done
Normal Boot
Trying to boot from MMC1


U-Boot 2018.03-g5823e9f-dirty (May 19 2020 - 14:45:59 +0700)

CPU: Freescale i.MX8MMQ rev1.0 1800 MHz (running at 1200 MHz)
CPU: Commercial temperature grade (0C to 95C) at 51C
Reset cause: POR
Model: TechNexion FLEX-IMX8MM and FLEX-PI baseboard
DRAM: 2 GiB
MMC: FSL_SDHC: 0, FSL_SDHC: 1
Loading Environment from MMC... OK
In: serial
Out: serial
Err: serial

BuildInfo:
- ATF 1cb68fa
- U-Boot 2018.03-g5823e9f-dirty

switch to partitions #0, OK
mmc0 is current device
flash target is MMC:0
Net: No ethernet found.
Fastboot: Normal
Normal Boot
Hit any key to stop autoboot: 0
switch to partitions #0, OK
mmc0 is current device
** Unable to read file boot.scr **
** Unable to read file tnrescue.itb **
18108928 bytes read in 780 ms (22.1 MiB/s)
** Unable to read file m4.bin **
Booting from mmc ...
42993 bytes read in 17 ms (2.4 MiB/s)
## Flattened Device Tree blob at 43000000
Booting using the fdt blob at 0x43000000
Using Device Tree in place at 0000000043000000, end 000000004300d7f0

Starting kernel ...

Outcomes