What is the highest flow control baud rate by S32KXX?

cancel
Showing results for 
Show  only  | Search instead for 
Did you mean: 

What is the highest flow control baud rate by S32KXX?

Jump to solution
874 Views
建宽高
Contributor III

What is the highest flow control baud rate by S32KXX?

Tags (1)
0 Kudos
1 Solution
807 Views
Robin_Shen
NXP TechSupport
NXP TechSupport

Hi 建宽高,

According Baud rate generation section from Reference Manual, Baud rate can be calculated as:

Baud Rate = LPUART ASYNCH Module Clock / (SBR * (OSR + 1)) 

Minimum value for OSR is 3 and SBR is 1, so, Maximum Baud rate can be simplified  to: 

Max Baud Rate = LPUART ASYNCH Module Clock / (1*4) = LPUART ASYNCH Module Clock / 4.

Figure 53-3. LPUART baud rate generation.png

LPUART can use clock from SPLLDIV2_CLK, FIRCDIV2_CLK, SIRCDIV2_CLK, SOSCDIV2_CLK.

Table 27-8. Peripheral clock summary.png

The maximum frequencies of those *DIV2_CLKs are specified as below in the RM.

Table 27-1. Clock descriptions.png

 

Thus:

Max Baud Rate = 48 MHz / 4 = 12 Mbps (RUN mode)

Max Baud Rate = 56 MHz / 4 = 14 Mbps (HSRUN mode)

Best Regards,

Robin

 

-----------------------------------------------------------------------------------------------------------------------
Note: If this post answers your question, please click the Correct Answer button. Thank you!
-----------------------------------------------------------------------------------------------------------------------

View solution in original post

0 Kudos
2 Replies
807 Views
建宽高
Contributor III

you are so cool

0 Kudos
808 Views
Robin_Shen
NXP TechSupport
NXP TechSupport

Hi 建宽高,

According Baud rate generation section from Reference Manual, Baud rate can be calculated as:

Baud Rate = LPUART ASYNCH Module Clock / (SBR * (OSR + 1)) 

Minimum value for OSR is 3 and SBR is 1, so, Maximum Baud rate can be simplified  to: 

Max Baud Rate = LPUART ASYNCH Module Clock / (1*4) = LPUART ASYNCH Module Clock / 4.

Figure 53-3. LPUART baud rate generation.png

LPUART can use clock from SPLLDIV2_CLK, FIRCDIV2_CLK, SIRCDIV2_CLK, SOSCDIV2_CLK.

Table 27-8. Peripheral clock summary.png

The maximum frequencies of those *DIV2_CLKs are specified as below in the RM.

Table 27-1. Clock descriptions.png

 

Thus:

Max Baud Rate = 48 MHz / 4 = 12 Mbps (RUN mode)

Max Baud Rate = 56 MHz / 4 = 14 Mbps (HSRUN mode)

Best Regards,

Robin

 

-----------------------------------------------------------------------------------------------------------------------
Note: If this post answers your question, please click the Correct Answer button. Thank you!
-----------------------------------------------------------------------------------------------------------------------

0 Kudos