I'm using MPC885 processor vxworks 6.3 operating system.
I'm trying to make UPM machine in romInit.s file work in SDRAM CAS Latency 3 instead of 2. I thought maybe somebody done this job and will save me a time.
The following application note describe how to implement SDRAM interface on UPM:
Also you could refer to the MPC885ADS Linux BSP containing UPM tables for SDRAM in U-Boot sources (u-boot\board\fads\fads.c):
PowerQUICC® Processor with CPM with ATM, USB, Dual 10/100 Ethernet, Security | NXP
Retrieving data ...