AnsweredAssumed Answered

S32K146 SPI Master - clock irregularities

Question asked by Gary Partis on Jan 14, 2020
Latest reply on Jan 31, 2020 by Nam Nguyen Viet

We have a S32K146 running as an SPI master, at 4Mbps, DMA and transferring around 500 bytes per frame.

 

Often, at each 32nd bit multiple of data transfer, the bit is sometimes incorrect.

 

Looking on a 'scope, the S32K generated SPI clock, is truncated, during its high period (from 125ns to 62ns). This happens every 32 bits, consistantly. The clock appears perfect in every other respect, with no delays/stalling etc.

 

Is this a known issue, incorrect SPI setup (we are using AutoSar), or something else?

 

Attachments

Outcomes