Optimizing eLCDIF throughput

cancel
Showing results for 
Show  only  | Search instead for 
Did you mean: 

Optimizing eLCDIF throughput

1,378 Views
farid_mabrouk
Contributor II

My LCD is 1280x800 and it does not need Vsync and Hsync. It only uses DE ( data enable.)

 

The issue I’m having now is that I can’t meet the target of 15 frames per second even if I’m using 16 bits color depth pixel.

 

How can I optimize my eLCDIF speed so that I can have 15 frames/second. The frame buffers are stored in 8MB non-cacheable SDRAM.

 

Thank you in advance for your help!

Labels (1)
0 Kudos
8 Replies

1,204 Views
farid_mabrouk
Contributor II

Could you please give the part number/ data sheet of this 1280x800 datasheet. I in fact want to order this LCD and compare the performance. Thank you ! 

0 Kudos

1,204 Views
kerryzhou
NXP TechSupport
NXP TechSupport

Hi Andre marcus,

   I already contact with the AN author, he tell me it is WKS101WX001-WCT.

   I attach the datasheet.

Wish it helps you!

Have a great day,
Kerry

 

-------------------------------------------------------------------------------
Note:
- If this post answers your question, please click the "Mark Correct" button. Thank you!

 

- We are following threads for 7 weeks after the last post, later replies are ignored
Please open a new thread and refer to the closed one, if you have a related question at a later point in time.
-------------------------------------------------------------------------------

0 Kudos

1,203 Views
farid_mabrouk
Contributor II

Any updates Kerry on my issue; I need to wrap up this issue; if the mcu speed can’t drive this LCD I need to go for a faster processor.

Please confirm where this mcu can make it or not. If it can make it please pinpoint the cause of this slow display rate. 

0 Kudos

1,204 Views
kerryzhou
NXP TechSupport
NXP TechSupport

Hi Andre marcus,

   RT is the crossover processor, the process speed already very high in the MCU domain, rt1060 speed can upto 600Mhz.

   As you know, our AN12302 also prove the 1280*800 lcd can work with 60 frames/second, but the LCD is the normal LCD, not like your LCD, your LCD even don't connect the HSYNC and VSYCN, I don't know how do your LCD do the related synchronize and whether it can works with high data clock, all HSYNC and VSYNC is connect to 0 is a little

   You can check it with your LCD side, when you configure it as 71Mhz, as you know, the LCD module in the RT chip can up to 75Mhz.

pastedImage_1.pngJust take the AN12302 code as an example, when you configure the clock as 71Mhz, whether your LCD can accept this high speed? To demonstrate the RT LCD clock, when you configure it as 71Mh, you also can test your LCD CLK pin, whether it is really 71Mhz, and whether it is really has 60 frames/ second. What I am afraid now is even the RT give your 60 frame/second, but your LCD can't process it and just can process 15 frames per second, then, no matter how faster the RT LCD send you, even more frames per second, but your LCD can't follow it.

Best Regards,

Kerry

0 Kudos

1,204 Views
farid_mabrouk
Contributor II

The datasheet: https://www.avnet-integrated.eu/fileadmin/user_upload/G101ICE-L01.pdf  page 17 shows that Vsync and Hsync needs to be connected to ground( looking at RxIN1 channel). The LCD uses only DE( which goes high when data is valid and low when no data is valid. DE is driven by the eLCDIF.

I would like to know what's slowing down my LCD throughput.

Below is how I am generating 35.25 MHz. I am trying to have only 30 frames per second, but still cant make it.

clock_video_pll_config_t config = {
      .loopDivider = 23, //47,
      .postDivider = 16,
      .numerator = 0,
      .denominator = 0,
      };

      CLOCK_InitVideoPll(&config);     /*
      * 000 derive clock from PLL2      * 001 derive clock from PLL3 PFD3
      * 010 derive clock from PLL5
      * 011 derive clock from PLL2 PFD0
      * 100 derive clock from PLL2 PFD1
      * 101 derive clock from PLL3 PFD1   */
      CLOCK_SetMux(kCLOCK_LcdifPreMux, 2);
      CLOCK_SetDiv(kCLOCK_LcdifPreDiv, 0);
      CLOCK_SetDiv(kCLOCK_LcdifDiv, 0);

0 Kudos

1,204 Views
kerryzhou
NXP TechSupport
NXP TechSupport

Hi Andre marcus,

    From your description, the issue should still in the LCD time configuration side.

    Do you try to set more quick pixel clock frequency?

 

Have a great day,
Kerry

 

-------------------------------------------------------------------------------
Note:
- If this post answers your question, please click the "Mark Correct" button. Thank you!

 

- We are following threads for 7 weeks after the last post, later replies are ignored
Please open a new thread and refer to the closed one, if you have a related question at a later point in time.
-------------------------------------------------------------------------------

0 Kudos

1,204 Views
farid_mabrouk
Contributor II

I initially set the pixel frequency to 70.5 MHz, then I changed it to 35 MHz. I saw no improvement when I lowered the pixel frequency. When I used 20 MHz I was not able to see anything on the screen. 

Contacted the lcd maker, they said vsync and Hsync needs to be set to logic level 0. I tried that but I saw no change in performance. 

Cheers 

0 Kudos

1,204 Views
kerryzhou
NXP TechSupport
NXP TechSupport

Hi Andre marcus,

  Please tell me, how do you change pixel frequency, please give me your 70.5Mhz, 35Mhz, and 20Mhz related configuration code.

   BTW, please also check with your LCD maker, what's the max frame per second can your LCD receive and display has no problem.

Have a great day,
Kerry

 

-------------------------------------------------------------------------------
Note:
- If this post answers your question, please click the "Mark Correct" button. Thank you!

 

- We are following threads for 7 weeks after the last post, later replies are ignored
Please open a new thread and refer to the closed one, if you have a related question at a later point in time.
-------------------------------------------------------------------------------

0 Kudos