i.MX8QM ENET_REFCLK_125MHz source?

cancel
Showing results for 
Show  only  | Search instead for 
Did you mean: 

i.MX8QM ENET_REFCLK_125MHz source?

Jump to solution
1,047 Views
pbain
Contributor III

I'm designing and RGMII interface  for a 1000BASE-T1 PHY and understand that ENET_RGMII_TXC is an output to provide a 125MHz signal to the PHY.
On the i.MX6, this 125MHz clock could be provided externally or routed from GPIO16. Is there an equivalent internal clock reference on the i.MX8 or do I need to provide this with an external crystal on the ENET_REFCLK_125MHz pin? I can't find anything in the reference manual to help. Thanks!

Tags (2)
1 Solution
888 Views
Yuri
NXP Employee
NXP Employee

Hello,

  ENETx_RGMII_TXC  will be shown as RMII_REF_CLK in RMII mode.

There is no RGMII_REF_CLK more.

Regards,

Yuri.

View solution in original post

5 Replies
888 Views
Yuri
NXP Employee
NXP Employee

Hello,

 

   Customers can use the connection scheme below for the RGMII.

pastedImage_1.png

There is no need for special reference clock settings additionally to standard

ones for i.MX8 ENET in RGMII mode.Internal clock is used.

Have a great day,

Yuri

 

-------------------------------------------------------------------------------

Note:

- If this post answers your question, please click the "Mark Correct" button. Thank you!

- We are following threads for 7 weeks after the last post, later replies are ignored

 

Please open a new thread and refer to the closed one, if you have a related question at a later point in time.

888 Views
pbain
Contributor III

Hi Yuri,

Thanks for the clarification. I found the details of the USB 125MHz internal clock on the reference manual, but couldn't find anything about an internal Ethernet clock.
What is the recommended method of termination for the ENET0/1_REFCLK_125M_25M pins (B10 and A11) then if the internal clock is used? Just leave them floating?
Do you have an estimated date when the updated release documentation will be available for the i.MX8QM?
Regards,

Peter

0 Kudos
888 Views
Yuri
NXP Employee
NXP Employee

Hello,

  ENETx_REFCLK_125M_25M is reference clock for external PHY if needed.

I do not know exact schedule for documentation publishing, but hope - soon.

Regards,

Yuri.

888 Views
pbain
Contributor III

Hi Yuri,

Thank you. In which case the Reference Manual may need updating as it lists these 2 pins as inputs, not outputs, and the description contradicts itself, describing them as "providing a 125MHz external reference clock input." which is confusing.

Reference Manual on pg 3499 (iMX8QM_RM_Rev_E)

Regards,

Peter

889 Views
Yuri
NXP Employee
NXP Employee

Hello,

  ENETx_RGMII_TXC  will be shown as RMII_REF_CLK in RMII mode.

There is no RGMII_REF_CLK more.

Regards,

Yuri.