AnsweredAssumed Answered

S32K116 ADC - Maximum possible sampling time

Question asked by Markus Neumair on Oct 24, 2019
Latest reply on Oct 29, 2019 by Daniel Martynek

Hello,

 

in order to reduce my BOM count in a current project, I would like to maximize the sampling time of the ADC. Thereby, I try to achieve that the output impedance of my temperature sensor is sufficient to drive the ADC sampling capacitor incl. analog bus capacitance.

 

What I already did:

1) Set ADC clock to SIRCDIV2_CLK (8 MHz)

2) Set ADC clock prescaler to 8

3) Set sample ticks to 255

 

This should result in a sample time of 256us.

 

Is there a way to further increase the sample time? E.g. using pretrigger and trigger?

 

Best regards,

Markus

Outcomes